datasheetbank_Logo
データシート検索エンジンとフリーデータシート
HOME  >>>  Infineon Technologies  >>> PEF2256 PDF

PEF2256 データシート - Infineon Technologies

PEF2256H image

部品番号
PEF2256

Other PDF
  no available.

PDF
DOWNLOAD     

page
518 Pages

File Size
4.2 MB

メーカー
Infineon
Infineon Technologies Infineon

Introduction
The FALC®56 framer and line interface component is designed to fulfill all required interfacing between analog E1/T1/J1 lines and the digital PCM system highway, H.100/H.110 or H-MVIP bus for world market telecommunication systems.


FEATUREs
Line Interface
• High-density, generic interface for all E1/T1/J1 applications
• Analog receive and transmit circuits for long-haul and short-haul applications
• E1 or T1/J1 mode selectable
• Data and clock recovery using an integrated digital phase-locked loop
• Maximum line attenuation up to -43 dB at 1024 kHz (E1) and up to -36 dB at 772 kHz (T1/J1)
• Programmable receive equalizer characteristic
• Software-selectable receive line termination
• Programmable transmit pulse shapes for E1 and T1/J1 pulse masks
• Programmable line build-out for CSU signals according to ANSI T1. 403 and FCC68: 0dB, -7.5 dB, -15 dB, -22.5 dB (T1/J1)
• Low transmitter output impedances for high transmit return loss
• Tristate function of the analog transmit line outputs
• Analog switch for redundancy applications
• Transmit line monitor protecting the device from damage
• Receive line monitor mode
• Jitter specifications of ITU-T I.431, G.703, G.736 (E1), G.823 (E1) and AT&T TR62411 (T1/J1) are met
• Crystal-less wander and jitter attenuation/compensation
• Common master clock reference for E1 and T1/J1 (any frequency within 1.02 and 20 MHz)
• Power-down function
• Support of automatic protection switching
• Dual-rail or single-rail digital inputs and outputs
• Unipolar NRZ or CMI for interfacing fiber-optical transmission routes
• Selectable line codes (E1: HDB3, AMI/T1: B8ZS, AMI with ZCS)
• Loss-of-signal indication with programmable thresholds according to ITU-T G.775, ETS300233 (E1) and ANSI T1.403 (T1/J1)
• Optional data stream muting upon LOS detection
• Programmable receive slicer threshold
• Clock generator for jitter-free system/transmit clocks per channel
• Local loop and remote loop for diagnostic purposes
• Low power device
• Single power supply (3.3 V) or dual power supply (3.3 V and 1.8 V)
(Continue ...)

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

部品番号
コンポーネント説明
PDF
メーカー
Quad E1/T1/J1 Framer and Line Interface Component for Long- and Short-Haul Applications
Infineon Technologies
QUAD CHANNEL T1/E1/J1 LONG HAUL/SHORT HAUL LINE INTERFACE UNIT
Integrated Device Technology
Quad T1/E1/J1 Long Haul / Short Haul Transceiver
Integrated Device Technology
SINGLE CHANNEL T1/E1/J1 LONG HAUL/SHORT HAUL LINE INTERFACE UNIT ( Rev : 2019 )
Integrated Device Technology
SINGLE CHANNEL T1/E1/J1 LONG HAUL/SHORT HAUL LINE INTERFACE UNIT
Integrated Device Technology
SINGLE CHANNEL T1/E1/J1 LONG HAUL/SHORT HAUL LINE INTERFACE UNIT
Integrated Device Technology
OCTAL CHANNEL T1/E1/J1 LONG HAUL/SHORT HAUL LINE INTERFACE UNIT ( Rev : 2008 )
Integrated Device Technology
DUAL CHANNEL T1/E1/J1 LONG HAUL/SHORT HAUL LINE INTERFACE UNIT
Integrated Device Technology
Octal T1/E1/J1 Long Haul / Short Haul Transceiver
Integrated Device Technology
Integrated T1/E1/J1 Short-Haul and Long-Haul Protection Switch
Maxim Integrated

Share Link: GO URL

EnglishEnglish Korean한국어 Japanese日本語 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]