VT82C596 データシートの表示（PDF） - Unspecified

部品番号

コンポーネント説明

一致するリスト

VT82C596

PCI INTEGRATED PERIPHERAL CONTROLLER

Unspecified 

:H &RQQHFW 7HFKQRORJLHV ,QF

VT82C596B

Signal Name

PWRGD

PCIRST#

RSTDRV

BCLK

OSC

SUSCLK

Pin #

M18

A1

W1

T7

V11

P17

Resets and Clocks

I/O Signal Description

I Power Good. Connected to the PWRGOOD signal on the Power Supply.

O PCI Reset. Active low reset signal for the PCI bus. The VT82C596B will assert

this pin during power-up or from the control register.

O Reset Drive. Reset signal to the ISA bus.

O Bus Clock. ISA bus clock.

I Oscillator. 14.31818 MHz clock signal used by the internal Timer.

O Suspend Clock. 32.768 KHz output clock for use by the North Bridge (e.g.,

VT82C598 Apollo MVP3) for DRAM refresh purposes. Stopped during Suspend-to-

Disk and Soft-Off modes.

Signal Name

CFG1

CFG2

TEST#

Pin #

R17

R18

V18

Configuration and Test

I/O Signal Description

I Configuration 1. Used to select the CPU type (0=Socket-7, 1=Slot-1). Determines

the polarity of the INIT and CPURST signals.

I Configuration 2. Used to select the type of decoding for the top 64 Kbytes of

memory (FFFF0000h-FFFFFFFFh): 0 = Positive decode, 1 = Subtractive decode.

I Test. Used to select chip test modes. Pulled up externally to VCCSUS for normal

operation.

Signal Name

VCC

VREF

VCCSUS

VBAT

VCCUSB

GNDUSB

GND

NC

Power and Ground

Pin #

E9, E11, E12,

E16, F5, F6,

F14, F15, G6,

P15, R6, R7,

R15, T6

J16

N16, R16

L16

K5

J5

D10, E7, E13,

J9-12, K9-12,

L9-12, M9-12

J4, M5, M16,

N3, N18, R5

I/O Signal Description

P Core Power. 3.3V nominal (3.15V to 3.45V). This supply is turned on only when

the mechanical switch on the power supply is turned on and the PWRON signal is

conditioned high. This pin should be connected to the same voltage as the CPU I/O

circuitry.

P Voltage Reference. 5V nominal (4.75 to 5.25) to provide 5V input tolerance. This

voltage should be on only when the mechanical switch on the power supply is turned

on and the PWRON signal is conditioned high.

P Suspend Power. Always available unless the mechanical switch of the power supply

is turned off. If the "soft-off" state is not implemented, then this pin can be

connected to VCC. Signals powered by or referenced to this plane are: BATLOW#,

CFG1-2, EXTSMI#, GPI1, GPO8, IRQ8#, LID, RI#, SMBALRT#, SMBCLK,

SMBDATA, PWRBTN#, SUS[A-C]#, SUSCLK, SUSST[1-2]#, TEST#, PWROK,

RSMRST#.

P RTC Battery. Battery input for internal RTC (RTCX1, RTCX2)

P USB Differential Output Power Source (USBP0+, P0-, P1+, P1-)

P USB Differential Output Ground

P Ground

- No Connect

Revision 0.3 June 17, 1999

-20-

Pinouts

Share Link: