datasheetbank_Logo
データシート検索エンジンとフリーデータシート

ISP1562 データシートの表示(PDF) - NXP Semiconductors.

部品番号
コンポーネント説明
一致するリスト
ISP1562
NXP
NXP Semiconductors. NXP
ISP1562 Datasheet PDF : 94 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
NXP Semiconductors
ISP1562
HS USB PCI host controller
Table 32. CAP_ID - Capability Identifier register bit description
Address: Value read from address 34h + 0h
Legend: * reset value
Bit
Symbol
Access Value Description
7 to 0 CAP_ID[7:0] R
01h*
ID: This field when 01h identifies the linked list item as being PCI Power
Management registers.
8.2.3.2 NEXT_ITEM_PTR register
The Next Item Pointer (NEXT_ITEM_PTR) register describes the location of the next item
in the function’s capability list. The value given is an offset into the function’s PCI
configuration space. If the function does not implement any other capabilities defined by
the PCI-SIG for inclusion in the capabilities list, or if power management is the last item in
the list, then this register must be set to 00h. See Table 33.
Table 33. NEXT_ITEM_PTR - Next Item Pointer register bit description
Address: Value read from address 34h + 1h
Legend: * reset value
Bit
Symbol
Access Value Description
7 to 0 NEXT_ITEM_ R
PTR[7:0]
00h*
Next Item Pointer: This field provides an offset into the function’s PCI
configuration space, pointing to the location of the next item in the
function’s capability list. If there are no additional items in the capabilities
list, this register is set to 00h.
8.2.3.3 PMC register
The Power Management Capabilities (PMC) register is a 2-byte register, and the bit
allocation is given in Table 34. This register provides information on the capabilities of the
function related to power management.
Table 34. PMC - Power Management Capabilities register bit allocation
Address: Value read from address 34h + 2h
Bit
15
14
13
12
11
Symbol
PME_S[4:0]
Reset
1
1
X[1]
1
X[1]
Access
R
R
R
R
R
Bit
7
6
5
4
3
Symbol
AUX_C[1:0]
DSI
reserved
PMI
Reset
1
0
0
0
0
Access
R
R
R
R
R
10
D2_S
X[1]
R
2
0
R
9
D1_S
1
R
1
VER[2:0]
1
R
8
AUX_C
0
R
0
0
R
[1] X is 0 for OHCI1 and OHCI2; X is 1 for EHCI.
ISP1562_3
Product data sheet
Rev. 03 — 14 November 2008
© NXP B.V. 2008. All rights reserved.
25 of 93

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]