NT512D72S4PA0GR データシートの表示（PDF） - Nanya Technology

部品番号

コンポーネント説明

一致するリスト

NT512D72S4PA0GR

184pin One Bank Registered DDR SDRAM MODULE Based on 64Mx4 DDR SDRAM

Nanya Technology 

NT512D72S4PA0GR

512MB : 64M x 72

Registered DDR SDRAM DIMM

Operating, Standby, and Refresh Currents

( TA = 0 °C ~ 70 °C ; VDDQ = 2.5V ± 0.2V; VDD = 2.5V ± 0.2V, See AC Characteristics)

Symbol

Parameter/Condition

Operating Current :

I DD0

one bank; active / precharge; tRC = tRC (MIN) ; tCK = tCK (MIN) ;

DQ, DM, and DQS inputs changing twice per clock cycle;

address and control inputs changing once per clock cycle

Operating Current :

I DD1

one bank; active / read / precharge; Burst = 2;

tRC = tRC (MIN) ; CL=2.5; tCK = tCK (MIN) ; IOUT = 0mA;

address and control inputs changing once per clock cycle

I DD2P

Precharge Power-Down Standby Current :

all banks idle; power-down mode; CKE ≤ VIL (MAX) ; tCK = tCK (MIN)

Idle Standby Current :

I DD2N

CS ≥ VIH (MIN) ; all banks idle; CKE ≥ VIH(MIN) ; tCK = tCK (MIN) ;

address and control inputs changing once per clock cycle

I DD3P

Active Power-Down Standby Current :

one bank active; power-down mode; CKE ≤ VIL (MAX) ; tCK = tCK (MIN)

Active Standby Current :

I DD3N

one bank; active / precharge; CS ≥ VIH (MIN) ;

CKE ≥ VIH (MIN) ; tRC = tRAS (MAX) ; tCK = tCK (MIN) ; DQ, DM, and DQS

inputs changing twice per clock cycle;

address and control inputs changing once per clock cycle

Operating Current :

one bank; Burst = 2; reads; continuous burst;

I DD4R

address and control inputs changing once per clock cycle;

DQ and DQS outputs changing twice per clock cycle; CL = 2.5;

tCK = tCK (MIN) ; IOUT = 0mA

Operating Current :

one bank; Burst = 2; writes; continuous burst;

I DD4W

address and control inputs changing once per clock cycle;

DQ and DQS inputs changing twice per clock cycle; CL=2.5;

tCK = tCK (MIN)

I DD5 Auto-Refresh Current :

t RC = t RFC (MIN)

t RC = 7.8 µs

I DD6 Self-Refresh Current : CKE ≤ ?0.2V

1. I DD specifications are tested after the device is properly initialized.

2. Enables on-chip refresh and address counters.

3. Current at 7.8 µs is time averaged value of IDD5 at tRFC (MIN) and IDD2P over 7.8 µs.

PC1600

2190

2460

1100

1380

1110

1740

3180

2910

3720

1144

61

PC2100

Unit Notes

2480

mA

1

3000

mA

1

1100

1610

1100

mA

1

mA

1

mA

1

2088

mA

1

4036

mA

1

2850

mA

1

3950

1144

61

mA

1,3

mA

mA

1

Preliminary 08/01

10

© NANYA TECHNOLOGY CORP.

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Share Link: