UPD720100A データシートの表示（PDF） - NEC => Renesas Technology
部品番号
コンポーネント説明
一致するリスト
UPD720100A Datasheet PDF : 32 Pages
| |||
USB Interface Block
Parameter
Low Source Electrical Characteristics
Rise time (10% - 90%)
Symbol
tLR
Fall time (90% - 10%)
tLF
Differential Rise and Fall Time matching
tLRFM
Low-speed Data Rate
tLDRATHS
Source Jitter Total (including frequency
tolerance):
To Next Transition
tDDJ1
For Paired Transitions
tDDJ2
Source Jitter for Differential Transition to
SE0 transition
tLDEOP
Receiver Jitter:
To Next Transition
tUJR1
For Paired Transitions
tUJR2
Source SE0 interval of EOP
tLEOPT
Receiver SE0 interval of EOP
tLEOPR
Width of SE0 interval during differential
tFST
transition
Full-speed Source Electrical Characteristics
Rise time (10% - 90%)
tFR
Fall time (90% - 10%)
tFF
Differential Rise and Fall Time matching
Full-speed Data Rate
Frame Interval
Consecutive Frame Interval Jitter
Source Jitter Total (including frequency
tolerance):
To Next Transition
For Paired Transitions
Source Jitter for Differential Transition to
SE0 transition
Receiver Jitter:
To Next Transition
For Paired Transitions
Source SE0 interval of EOP
Receiver SE0 interval of EOP
Width of SE0 interval during differential
transition
tFRFM
tFDRATHS
tFRAME
tRFI
tDJ1
tDJ2
tFDEOP
tJR1
tJR2
tFEOPT
tFEOPR
tFST
Conditions
CL = 50 pF – 150 pF,
RS = 36 Ω
CL = 50 pF – 150 pF,
RS = 36 Ω
(tLR/tLF)
Average bit rate
CL = 50 pF,
RS = 36 Ω
CL = 50 pF,
RS = 36 Ω
(tFR/tFF)
Average bit rate
No clock adjustment
µPD720100A
MIN.
MAX.
(1/2)
Unit
75
75
80
1.49925
300
ns
300
ns
125
1.50075
%
Mbps
−25
+25
ns
−14
+14
ns
-40
+100
ns
−152
−200
1.25
670
+152
ns
+200
ns
1.50
µs
ns
210
ns
4
4
90
11.9940
0.9995
20
ns
20
ns
111.11
12.0060
1.0005
42
%
Mbps
ms
ns
−3.5
+3.5
ns
−4.0
+4.0
ns
−2
+5
ns
−18.5
−9
160
82
+18.5
ns
+9
ns
175
ns
ns
14
ns
20
Data Sheet S15535EJ2V0DS
Share Link: 