datasheetbank_Logo
データシート検索エンジンとフリーデータシート

10XSD200 データシートの表示(PDF) - Freescale Semiconductor

部品番号
コンポーネント説明
一致するリスト
10XSD200
Freescale
Freescale Semiconductor Freescale
10XSD200 Datasheet PDF : 60 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
• VPWR < 13 V when OpenLoad in Off state detection is
selected and the load is actually lost
• during the turn-on transition as long as V(HS[x])< VPWR/2
• during the turn-off transition as long as V(HS[x]) > VPWR/2
Entering and Maintaining Normal Mode
A 0-to-1 transition on RSTB, (when both VPWR and VDD
are present) or on any of both direct inputs IN[x] (when only
supplied by VPWR), puts the device in Normal mode. If
desired, the device can be operated in Normal mode without
VDD, but this requires that at least one of both direct inputs be
regularly turned on (Operation and Operating Modes). To
maintain the device in Normal mode (NM), communication
must take place on a regular basis.
For SPI communication, the state of the WDIN bit must be
alternated at least every 310 ms (typ.) (tWDTO), unless the
WD_disable bit is set to 1.
For direct input control, the timing requirements are shown
in Figure 10. A signal called IN_ON[x] is not directly
accessible to the user but is used by the internal logic circuitry
to determine the device state. When no activity is detected on
a direct input pin (IN[x]) for a time longer than tIN = 250 ms
(typ.), timeout is detected and IN_ON[x] goes low. When this
occurs on both channels, Sleep mode is entered (Sleep
Mode), provided reset = RSTB = 0
.
tIN
IN[x]
IN_ON[x]
Figure 10. Relation Between Signals IN(x) and IN_ON[x]
Direct Control Mode
When RSTB = 0 (and also in Fail-safe mode), the
channels are merely controlled by the direct input pins IN[x].
All protective functions (OC, OT, SC, OV, and UV) are
operational including auto-retry. To avoid entering Sleep
mode at frequencies < 4.0 Hz, reset should be set to
RSTB = 1.
Going from Normal to Fail-safe, Fault or Sleep Mode
The device changes from Normal to Fail-safe (Fail-safe
Mode), Sleep mode (Sleep Mode), or Fault mode (Fault
Mode), according to the value of the following signals (see
Table 5).
• wake-up = RSTB or IN_ON[0] or IN_ON[1]
• fail-safe = (VDD Failure and VDD_FAIL_en) or (SPI
watchdog timeout (tWDTO) and WD_DIS = 0)
• fault = OC[0:1] or OT[0:1] or SC[0:1] or UV or (OV and
OV_DISB)
FUNCTIONAL DEVICE OPERATION
OPERATION AND OPERATING MODES
Table 5. Device Operating Modes
Mode
Sleep
Wake-up
Fail-
safe
Fault Comments
0
x x All channels are OFF.
Normal
1
0 0 The SPI Watchdog is active
when: VDD = 5.0 V,
WD_DIS = 0, RSTB = 1
Fail-safe
1
1 0 The channels are controlled by
the IN inputs. (see Fail-safe
Mode)
Fault
1
X 1 The channels are OFF, see
Fault Mode.
x = Don’t care.
It enters Fail-safe mode, when either a timeout on SPI
communication or when VDD is lost, after having been initially
present (if this function was previously enabled by setting:
VDD_FAIL_EN bit = [1]). Setting watchdog disabled
(WD_dis = 1, D4 of the GCR register) avoids entering Fail-
safe mode after a watchdog timeout. Device behavior upon
fault occurrence is explained in the paragraph on Faults
(Fault Mode).
Analog Integrated Circuit Device Data
Freescale Semiconductor
10XSD200
27

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]