datasheetbank_Logo
データシート検索エンジンとフリーデータシート

ISP1561 データシートの表示(PDF) - Philips Electronics

部品番号
コンポーネント説明
一致するリスト
ISP1561
Philips
Philips Electronics Philips
ISP1561 Datasheet PDF : 102 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
Philips Semiconductors
ISP1561
USB PCI host controller
Table 9:
Bit
5
4
3 to 0
Status register: bit description…continued
Symbol
Description
66MC
66 MHz Capable: This read-only bit indicates whether or not this
device is capable of running at 66 MHz. A value of logic 0
indicates 33 MHz, and a value of logic 1 indicates 66 MHz.
CL
Capabilities List: This read-only bit indicates whether or not
this device implements the pointer for a New Capabilities linked
list at offset 34H. A value of logic 0 indicates that no New
Capabilities linked list is available. A value of logic 1 indicates
that the value read at offset 34H is a pointer in Configuration
Space to a linked list of new capabilities.
-
reserved
Revision ID register (address: 08H): This one-byte read-only register indicates a
device specific revision identifier. The value is chosen by the vendor. This field is a
vendor defined extension of the Device ID. The Revision ID register bit description is
given in Table 10.
Table 10: Revision ID register: bit description
Bit
Symbol
Access
Value
7 to 0 REVID[7:0] R
30H
Description
Revision ID: This byte specifies the design revision number of
functions.
Class Code register (address: 09H): Class Code is a 24-bit read-only register used
to identify the generic function of the device, and in some cases, a specific
register-level programming interface. Table 11 shows the bit allocation of the register.
The Class Code register is divided into three byte-size fields. The upper byte is a
base class code that broadly classifies the type of function the device performs. The
middle byte is a sub-class code that identifies more specifically the function of the
device. The lower byte identifies a specific register-level programming interface, if
any, so that device independent software can interact with the device.
Table 11: Class Code register: bit allocation
Bit
23
22
21
20
19
18
17
16
Symbol
BCC[7:0]
Reset
0CH
Access
R
Bit
15
14
13
12
11
10
9
8
Symbol
SCC[7:0]
Reset
03H
Access
R
Bit
7
6
5
4
3
2
1
0
Symbol
RLPI[7:0]
Reset
X0H[1]
Access
R
[1] X is 1H for OHCI1 and OHCI2; X is 2H for EHCI.
9397 750 10015
Product data
Rev. 01 — 06 February 2003
© Koninklijke Philips Electronics N.V. 2003. All rights reserved.
20 of 102

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]