CDB6403 データシートの表示（PDF） - Cirrus Logic
部品番号
コンポーネント説明
一致するリスト
CDB6403 Datasheet PDF : 54 Pages
| |||
CS6403
DAC CHARACTERISTICS (TA = 25 °C; All DVDD, AVDD, and PVDD = 5.0V, Digital Input Levels:
Logic 0 = 0V, Logic 1 = DVDD; Signal test frequency 1kHz, word rate (Fs) = 8kHz, audio signal measurement
bandwidth is 20Hz to 20kHz; Microphone amp gain = 0dB; SPRKOUT outputs connected to 8Ω load; CLKIN fre-
quency = 8.192MHz; unless otherwise specified)
Parameter
Symbol Min
Typ Max Units
DAC Resolution
12
-
-
bits
DAC step size error
Instantaneous Dynamic Range (20 Hz - 20 kHz)
-
IDR
60
-
±0.5 LSB
72
-
dB
Frequency Response
-0.8
-
+0.6 dB
Programmable Output Level Attenuator Range
(Note 5)
-92.2
-
0
dB
Gain Step Size
-
2.49
-
dB
Gain Drift
(Note 2)
-
150
- ppm/°C
VREF Reference Output Voltage
-
2.0
-
V
VCM Output Voltage
constant load only, >100kΩ
-
1.0
-
V
Offset Error
-
25
50 mV
Full Scale Output Voltage
(SPKROUT pins)
Common Mode Output Voltage (SPKROUT pins)
(Note 6)
1.40
1.75 1.93 Vp
-
1.30
-
V
Total Harmonic Distortion at -0.5dBFS level, SPKROUT(Note 9) THD
-
-
0.8
%
Output Impedance SPKROUT pins
Load Impedance SPKROUT pins
Output Capacitance
-
0.4
-
Ω
8
-
-
Ω
-
15
-
pF
Audible Stop Band Attenuation (<20kHz)
68
-
-
dB
Integrated Inaudible Energy (>20kHz to 100kHz) (Note 7)
-
-
30 mVrms
Power Supply Rejection
(1kHz)
PSR
40
60
-
dB
Filter Transition Band
0.45
-
0.6
Fs
Group Delay
(Note 8)
-
1
-
ms
Notes:
5. Attenuation settings greater than 92.2 dB will cause a full scale input signal to be completely
attenuated to zero signal level.
6. This is the peak differential output voltage. The peak-to-peak signal level on each output pin is
equal to the peak differential value.
7. Assuming an external 43.2 kHz RC output filter.
8. This group-delay specification is for the DAC only; additional group delay is introduced by the
AGC and high-pass filter that is implemented on the CS6403 in software.
9. Room temperature only.
DS192PP6
3
Share Link: 