datasheetbank_Logo
データシート検索エンジンとフリーデータシート
HOME  >>>  Micrel  >>> SY89423V PDF

SY89423V(2000) データシート - Micrel

SY89423V image

部品番号
SY89423V

Other PDF
  lastest PDF  

PDF
DOWNLOAD     

page
8 Pages

File Size
92.1 kB

メーカー
Micrel
Micrel Micrel

DESCRIPTION
The SY89423V device consists of two identical, low jitter, digital Phase Locked Loops based on Micrel-Synergys differential PLL technology. Each PLL is capable of operating in the 30MHz to 560MHz reference input frequency range, and is independent of the other, and is configurable separately. The PLLs can be configured to be matched in all regards, or can be configured so that PLLB is used as a frequency doubler, while PLLA is used to regenerate the undoubled frequency. Each PLL is capable of operating up to 2000MHz with the HFIN input and an external VCO.


FEATURES
■ 3.3V and 5V power supply options
■ 1.12GHz maximum VCO frequency
■ 30MHz to 560MHz reference input operating frequency
■ External 2.0GHz VCO capability
■ Frequency doubler mode
■ Low jitter differential design
■ PECL differential outputs
■ External loop filter optimizes performance/cost
■ Available in 44-pin PLCC package


APPLICATIONS
■ Workstations
■ Advanced communications
■ High-performance computing

Page Link's: 1  2  3  4  5  6  7  8 

部品番号
コンポーネント説明
PDF
メーカー
5V/3.3V HIGH-PERFORMANCE PHASE LOCKED LOOP
Micrel
5V/3.3V DUAL PHASE LOCKED LOOP
Micrel
Phase-Locked Loop
Unspecified
Phase-Locked Loop
MAXWELL TECHNOLOGIES
Phase-Locked Loop
ON Semiconductor
PHASE-LOCKED LOOP
Integral Corp.
PHASE LOCKED LOOP
Z-Communications, Inc
PHASE LOCKED LOOP
Z-Communications, Inc
PHASE LOCKED LOOP
Z-Communications, Inc
PHASE LOCKED LOOP ( Rev : V2 )
Z-Communications, Inc

Share Link: GO URL

EnglishEnglish Korean한국어 Japanese日本語 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]