datasheetbank_Logo
データシート検索エンジンとフリーデータシート
HOME  >>>  PMC-Sierra  >>> PM7375 PDF

PM7375 データシート - PMC-Sierra

PM7375 image

部品番号
PM7375

Other PDF
  no available.

PDF
DOWNLOAD     

page
430 Pages

File Size
1.1 MB

メーカー
PMC-Sierra
PMC-Sierra PMC-Sierra

DESCRIPTION
The PM7375 LASAR-155 Local ATM Segmentation and Reassembly & Physical Layer device is a monolithic integrated circuit that implements SONET/SDH transmission convergence, ATM cell mapping, ATM Adaptation Layer, and PCI Bus memory management functions for a 155.52 or 51.84 Mbit/s ATM User Network Interface.


FEATURES
• Single-chip Peripheral Component Interface (PCI) Bus Local ATM Network Interface using SONET/SDH framing at 155.52 or 51.84 Mbit/s and ATM Adaptation Layer 5 (AAL-5).
• Implements the ATM Physical Layer according to the ATM Forum User Network Interface Specification and ITU-TS Recommendation I.432, and the ATM Adaptation Layer Type 5 (AAL-5) for Broadband ISDN according to ITU-TS Recommendation I.363.
• Provides a direct interface to multimode or single mode optical modules or twisted pair wiring (UTP-5) modules, with on-chip clock recovery and clock synthesis.
• Directly supports a 32-bit PCI bus interface for configuration, monitoring and transfer of packet data, with an on-chip DMA controller with scatter/gather capabilities. Other 32 bit system buses can be accommodated using external glue logic.
• Provides an on-chip 96 cell receive buffer to accommodate up to 270 µs of PCI Bus latency.
• Provides a optional microprocessor port with master and slave capabilities.
• Provides a SCI-PHY and Utopia compliant interface for connection to external PHY layer devices.
• Supports simultaneous segmentation and reassembly of 128 virtual circuits (VCs) in both transmit and receive directions.
• Provides leaky bucket peak cell rate enforcement using 8 programmable peak queues coupled with sub peak control on a per VC basis; provides sustainable cell rate enforcement using the programmable peak cell rate queues and per VC token bucket averaging; and provides aggregate peak cell rate enforcement.
• Provides a generic constant bit-rate (CBR) port.
• Provides a standard 5 signal P1149.1 JTAG test port for boundary scan board test purposes.
• Low power, 0.6 micron, +5 Volt CMOS technology.
• 208 copper slugged plastic quad flat pack (PQFP) package.


APPLICATIONS
• ATM Workstations and Servers
• ATM Bridges, Switches and Hubs
• Multimedia Terminals

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

部品番号
コンポーネント説明
PDF
メーカー
ATM ADAPTATION LAYER 1 SEGMENTATION AND REASSEMBLY PROCESSOR-32
PMC-Sierra
8 LINK CES/DBCES ATM ADAPTATION LAYER 1 (AAL1) SEGMENTATION AND REASSEMBLY PROCESSOR
PMC-Sierra
AAL1 Segmentation And Reassembly Processor
PMC-Sierra, Inc
AAL1 Segmentation And Reassembly Processor
PMC-Sierra
SONET ATM PHYSICAL INTERFACE BOARD
PMC-Sierra
3-port physical layer interface
Philips Electronics
622 Mbit/s ATM Physical Layer Device
PMC-Sierra, Inc
3-port physical layer interface
Philips Electronics
3-port physical layer interface
Philips Electronics
3-port physical layer interface
Philips Electronics

Share Link: GO URL

EnglishEnglish Korean한국어 Japanese日本語 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]