datasheetbank_Logo
データシート検索エンジンとフリーデータシート
HOME  >>>  ON Semiconductor  >>> MC74HC112ADG PDF

MC74HC112ADG データシート - ON Semiconductor

MC74HC112ADG image

部品番号
MC74HC112ADG

Other PDF
  no available.

PDF
DOWNLOAD     

page
8 Pages

File Size
159.2 kB

メーカー
ON-Semiconductor
ON Semiconductor ON-Semiconductor

The MC74HC112A is identical in pinout to the LS112. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.
Each flip−flop is negative−edge clocked and has active−low asynchronous Set and Reset inputs.
The HC112A is identical in function to the HC76, but has a different pinout.
   
Features
• Output Drive Capability: 10 LSTTL Loads
• Outputs Directly Interface to CMOS, NMOS, and TTL
• Operating Voltage Range: 2.0 to 6.0 V
• Low Input Current: 1.0 A
• High Noise Immunity Characteristic of CMOS Devices
• In Compliance with the Requirements Defined by JEDEC Standard
    No. 7A
• Similar in Function to the LS112 Except When Set and Reset are
    Low Simultaneously
• Chip Complexity: 100 FETs or 25 Equivalent Gates
• Pb−Free Packages are Available*
   

Page Link's: 1  2  3  4  5  6  7  8 

部品番号
コンポーネント説明
PDF
メーカー
Dual J-K Flip-Flop with Set and Reset High-Performance Silicon-Gate CMOS
System Logic Semiconductor
Dual “J-K” Flip-Flop with Set and Reset
Intersil
Dual J-K Flip-Flop with Set and Reset
Motorola => Freescale
Dual J-K Flip-Flop with Set and Reset
IK Semicon Co., Ltd
Dual J-K Flip-Flop with Set and Reset
ON Semiconductor
Dual J-K Flip-Flop with Set and Reset High-Performance Silicon-Gate CMOS
IK Semicon Co., Ltd
Dual “J-K” Flip-Flop with Set and Reset
Intersil
Dual J-K Flip-Flop with set and Reset
Kodenshi Auk Co., LTD
Dual J-K Flip-Flop with Set and Reset
Kodenshi Auk Co., LTD
Dual J-K Flip-Flop with Set and Reset
Kodenshi Auk Co., LTD

Share Link: GO URL

EnglishEnglish Korean한국어 Japanese日本語 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]