datasheetbank_Logo
データシート検索エンジンとフリーデータシート
HOME  >>>  Kodenshi Auk Co., LTD  >>> KK74HCT109A PDF

KK74HCT109A データシート - Kodenshi Auk Co., LTD

KK74HCT109A image

部品番号
KK74HCT109A

コンポーネント説明

Other PDF
  no available.

PDF
DOWNLOAD     

page
6 Pages

File Size
196.9 kB

メーカー
Kodenshi
Kodenshi Auk Co., LTD Kodenshi

Dual J-K Flip-Flop
with set and Reset
High-Performance Silicon-Gate CMOS

The KK74HCT109A is identical in pinout to the LS/ALS109. The KK74HCT109A may be used as a level converter for interfacing TTL or NMOS outputs to High Speed CMOS inputs.
This device consists of two J-K flip-flops with individual set, reset, and clock inputs. Changes at the inputs are reflected at the outputs with the next low-to-high transition of the clock. Both Q to Q outputs are available from each flip-flop.

• TTL/NMOS Compatible Input Levels
• Outputs Directly Interface to CMOS, NMOS, and TTL
• Operating Voltage Range: 4.5 to 5.5 V
• Low Input Current: 1.0 µA


Share Link: GO URL

EnglishEnglish Korean한국어 Japanese日本語 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]