datasheetbank_Logo
データシート検索エンジンとフリーデータシート
HOME  >>>  Lattice Semiconductor  >>> MACH210-12 PDF

MACH210-12 データシート - Lattice Semiconductor

MACH210-12 image

部品番号
MACH210-12

コンポーネント説明

Other PDF
  no available.

PDF
DOWNLOAD     

page
47 Pages

File Size
287.6 kB

メーカー
Lattice
Lattice Semiconductor Lattice

GENERAL DESCRIPTION
The MACH210 is a member of the high-performance EE CMOS MACH 2 device family. This device has approximately six times the logic macrocell capability of the popular PAL22V10 without loss of speed.
   
DISTINCTIVE CHARACTERISTICS
■ 44 Pins
■ 64 Macrocells
■ 7.5 ns tPD Commercial
    12 ns tPD Industrial
■ 133 MHz fCNT
■ 38 Inputs; 210A Inputs have built-in pull-up
    resistors
■ Peripheral Component Interconnect (PCI)
    compliant
■ 32 Outputs
■ 64 Flip-flops; 2 clock choices
■ 4 “PAL22V16” blocks with buried macrocells
■ Pin-compatible with MACH110, MACH111,
    MACH211, and MACH215
   

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

部品番号
コンポーネント説明
PDF
メーカー
High-Density EE CMOS Programmable Logic
Lattice Semiconductor
High-Density EE CMOS Programmable Logic
Advanced Micro Devices
High-Density EE CMOS Programmable Logic
Lattice Semiconductor
High-Density EE CMOS Programmable Logic
Advanced Micro Devices
High-Density EE CMOS Programmable Logic
Lattice Semiconductor
High-Density EE CMOS Programmable Logic
Advanced Micro Devices
High Density EE CMOS Programmable Logic
Lattice Semiconductor
High-Density EE CMOS Programmable Logic
Lattice Semiconductor
High-Density EE CMOS Programmable Logic
Lattice Semiconductor
High-Density EE CMOS Programmable Logic
Advanced Micro Devices

Share Link: GO URL

EnglishEnglish Korean한국어 Japanese日本語 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]