datasheetbank_Logo
データシート検索エンジンとフリーデータシート
HOME  >>>  Analog Devices  >>> ADSP-BF539WBBCZ-5A PDF

ADSP-BF539WBBCZ-5A データシート - Analog Devices

ADSP-BF539 image

部品番号
ADSP-BF539WBBCZ-5A

コンポーネント説明

Other PDF
  no available.

PDF
DOWNLOAD     

page
68 Pages

File Size
1.3 MB

メーカー
ADI
Analog Devices ADI

GENERAL DESCRIPTION
The ADSP-BF539/ADSP-BF539F processors are a members of the Blackfin family of products, incorporating the Analog Devices/Intel Micro Signal Architecture (MSA). Blackfin processors combine a dual-MAC state-of-the-art signal processing engine, the advantages of a clean, orthogonal RISC-like microprocessor instruction set, and single-instruction, multiple-data (SIMD) multimedia capabilities into a single instruction set architecture.


FEATURES
   1.0 V to 1.2 V core VDD with on-chip voltage regulation
   3.3 V tolerant I/O with specific 5 V tolerant pins
   316-ball Pb-free mini-BGA package
   Up to 500 MHz high performance Blackfin processor
      Two 16-bit MACs, two 40-bit ALUs, four 8-bit video ALUs,
         40-bit shifter
      RISC-like register and instruction model for ease of
         programming and compiler friendly support
      Advanced debug, trace, and performance monitoring

MEMORY
   148K bytes of on-chip memory:
      16K bytes of instruction SRAM/cache
      64K bytes of instruction SRAM
      32K bytes of data SRAM
      32K bytes of data SRAM/cache
      4K bytes of scratchpad SRAM
   512K x 16-bits or 256K x 16-bits of flash memory
      (ADSP-BF539F only)
   Four dual-channel memory DMA controllers
   Memory management unit providing memory protection
   External memory controller with glueless support
      for SDRAM, SRAM, flash, and ROM
   Flexible memory booting options from SPI®, external
      memory

PERIPHERALS
   Parallel peripheral interface (PPI),
      supporting ITU-R 656 video data formats
   Four dual-channel, full-duplex synchronous serial ports,
      supporting 16 stereo I2S® channels
   Two DMA controllers supporting 26 channels
   Controller area network (CAN) 2.0B controller
   Media transceiver (MXVR) for connection
      to a MOST® network
   Three SPI-compatible ports
   Three timer/counters with PWM support
   Three UARTs with support for IrDA®
   Two TWI controllers compatible with I2C® industry standard
   38 general purpose I/O pins (GPIO)
   16 general purpose flag pins (GPF)
   Real time clock
   Watchdog timer
   Debug/JTAG interface
   On-chip PLL capable of 0.5x To 64x frequency multiplication

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

部品番号
コンポーネント説明
PDF
メーカー
Blackfin® Embedded Processor ( Rev : RevPrG )
Analog Devices
Blackfin® Embedded Processor
Analog Devices
Blackfin® Embedded Processor
Analog Devices
Blackfin® Embedded Processor ( Rev : RevPrC )
Analog Devices
Blackfin® Embedded Processor
Analog Devices
SHARC® Embedded Processor
Analog Devices
SHARC® Embedded Processor ( Rev : RevC )
Analog Devices
SHARC® Embedded Processor
Analog Devices
Blackfin® Embedded Processor
Analog Devices
SHARC® Embedded Processor ( Rev : Rev0 )
Analog Devices

Share Link: GO URL

EnglishEnglish Korean한국어 Japanese日本語 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]