datasheetbank_Logo
データシート検索エンジンとフリーデータシート
HOME  >>>  NXP Semiconductors.  >>> 74LVC109D,118 PDF

74LVC109D,118 データシート - NXP Semiconductors.

74LVC109 image

部品番号
74LVC109D,118

Other PDF
  no available.

PDF
DOWNLOAD     

page
18 Pages

File Size
102.2 kB

メーカー
NXP
NXP Semiconductors. NXP

DESCRIPTION
The 74LVC109A is a high-performance, low-voltage,
Si-gate CMOS device, superior to most advanced CMOS
compatible TTL families.


FEATURES
• 5 V tolerant inputs for interfacing with 5 V logic
• Wide supply voltage range from 1.2 to 3.6 V
• CMOS low power consumption
• Direct interface with TTL levels
• Inputs accept voltages up to 5.5 V
• Complies with JEDEC standard no. 8-1A
• ESD protection:
   HBM EIA/JESD22-A114-A exceeds 2000 V
   MM EIA/JESD22-A115-A exceeds 200 V.
• Specified from −40 to +85 °C and −40 to +125 °C.

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

部品番号
コンポーネント説明
PDF
メーカー
Dual JK flip-flop with set and reset; positive-edge-trigger
NXP Semiconductors.
Dual JK flip-flop with set and reset; positive-edge trigger
Philips Electronics
Dual JK flip-flop with set and reset; positive-edge trigger
Philips Electronics
Dual JK flip-flop with set and reset; positive-edge trigger
Philips Electronics
Dual JK flip-flop with set and reset; negative-edge trigger
Philips Electronics
Dual JK flip-flop with reset; negative-edge trigger
NXP Semiconductors.
Dual JK flip-flop with reset; negative-edge trigger
Philips Electronics
Dual JK flip-flop with reset; negative-edge trigger
Philips Electronics
Dual JK flip-flop with reset; negative-edge trigger
NXP Semiconductors.
Dual D-type flip-flop with set and reset; positive-edge trigger
Kodenshi Auk Co., LTD

Share Link: GO URL

EnglishEnglish Korean한국어 Japanese日本語 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]