datasheetbank_Logo
データシート検索エンジンとフリーデータシート
HOME  >>>  Philips Electronics  >>> 74LV109D PDF

74LV109D データシート - Philips Electronics

74LV109D image

部品番号
74LV109D

Other PDF
  no available.

PDF
DOWNLOAD     

page
12 Pages

File Size
120.5 kB

メーカー
Philips
Philips Electronics Philips

DESCRIPTION
The 74LV109 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT109.
Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.


FEATURES
• Optimized for low voltage applications: 1.0 to 3.6 V
• Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V
• Typical VOLP (output ground bounce) < 0.8 V at VCC = 3.3 V, Tamb = 25°C
• Typical VOHV (output VOH undershoot) > 2 V at VCC = 3.3 V, Tamb = 25°C
• Output capability: standard
• ICC category: flip-flops

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

部品番号
コンポーネント説明
PDF
メーカー
Dual JK flip-flop with set and reset; positive-edge-trigger
NXP Semiconductors.
Dual JK flip-flop with set and reset; positive-edge trigger
Philips Electronics
Dual JK flip-flop with set and reset; positive-edge trigger
Philips Electronics
Dual JK flip-flop with set and reset; positive-edge trigger
NXP Semiconductors.
Dual JK flip-flop with set and reset; negative-edge trigger
Philips Electronics
Dual JK flip-flop with reset; negative-edge trigger
NXP Semiconductors.
Dual JK flip-flop with reset; negative-edge trigger
Philips Electronics
Dual JK flip-flop with reset; negative-edge trigger
Philips Electronics
Dual JK flip-flop with reset; negative-edge trigger
NXP Semiconductors.
Dual D-type flip-flop with set and reset; positive-edge trigger
Kodenshi Auk Co., LTD

Share Link: GO URL

EnglishEnglish Korean한국어 Japanese日本語 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]