datasheetbank_Logo
データシート検索エンジンとフリーデータシート

MX9691A データシートの表示(PDF) - Macronix International

部品番号
コンポーネント説明
一致するリスト
MX9691A
Macronix
Macronix International Macronix
MX9691A Datasheet PDF : 36 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Symbol
No.
FA17/EROM 21
FA[16:15]/
1-2
ATADET[1:0]
RDFLASH1# 54
RDFLASH0# 42
WRFLASH1# 19
WRFLASH0# 18
MX9691A
Type
I/O
Description
This signal is used as flash memory chip high address line 17. This
signal is used to select whether the firmware store in flash memory
array or in separate external ROM at power-on reset. If this pin go high,
then the firmware will be executed in flash memory array, and if this pin
remains low, then the firmware will be executed in separate external
ROM.
Store firmware in external ROM or Flash memory array:
EROM = 0 —> Store in External ROM
EROM = 1 —> Store in flash memory array
This pin includes an internal pull-up resistor.
I/O This signal is used as flash memory chip high address line 16-15.These
signals are used to select configuration in ATA extension mode at power-
on reset. ATADET1 is connected to DSP's IPT1. ATADET0 is connected
to DSP's IPT0. VDD is connected to IPT2.
Master/Slave selection in ATA mode :
ATADET1 ATADET0 mode selected
1 1 one drive
0 0 master of two drives
1 0 slave of two drives
This power-on configuration can be accessed from PCMCIA/ATA port
601Ch bit3-2. These pins include internal pull-up resistors.
O
Flash memory ouptut enable 1 for bank1: This signal will be asserted
by flash memory read operation when flash memory read address latch,
port 601Dh bit 8 = 1(i.e. FA23=1).
Note: Flash memory access window is mapped to 32KW data and
code space 8000h~ffffh.
O
Flash memory ouptut enable 0 for bank0: This signal will be asserted
by flash memory read operation when flash memory read address latch,
port 601Dh bit 8 = 0(i.e. FA23=0).
O
Flash memory write enable 1 for bank1: This signal will be asserted by
flash memory write operation when flash memory write address latch,
port 601Fh bit 8 = 1(i.e. FA23=1).
O
Flash memory write enable 0 for bank0: This signal will be asserted by
flash memory write operation when flash memory write address latch,
port 601Fh bit 8 = 0(i.e. FA23=0).
P/N:PM0539
REV. 1.0, OCT. 02, 1998
7

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]