datasheetbank_Logo
データシート検索エンジンとフリーデータシート

UPD161623 データシートの表示(PDF) - NEC => Renesas Technology

部品番号
コンポーネント説明
一致するリスト
UPD161623
NEC
NEC => Renesas Technology NEC
UPD161623 Datasheet PDF : 84 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
µ PD161623
5. DESCRIPTION OF FUNCTIONS
5.1 CPU Interface
5.1.1 Selection of interface type
The µ PD161623 chip transfers data using a 18-bit bi-directional data bus (D17 to D0), 16-bit bi-directional data bus
(D15 to D0). Setting the polarity of the PSX0 pin as either H or L enables the selections shown in Table 5–1 below.
PSX0
Mode
/CS
H
18-bit parallel
/CS
L
16-bit parallel
/CS
Note Hi-Z: High impedance
Table 51.
RS
/RD (E) /WR (R, /W)
C86
D17, D16
D15 to D8
D7 to D0
RS
/RD (E) /WR (R, /W)
C86
D17, D16
D15 to D8
D7 to D0
RS
/RD (E) /WR (R, /W)
C86
Hi-Z Note D15 to D8
D7 to D0
5.1.2 Selection of data transfer mode
In the µ PD161623, when the 16-bit parallel interface is selected, there are two types of modes to transfer data to
display RAM. The mode can be selected as follows with the DTX command.
When using the 16-bit parallel interface and the 1-pixel/18-bit mode (DTX = H) is selected, one pixel of display data
must be transferred every two words, as shown in Figure 54. At this time, the data of DB15 to DB9 is treated as invalid
data.
When the 1-pixle/16-bit mode (DTX = L) is selected, one pixel of display data is transferred every word. However,
because one pixel data is 16 bits long, the display color range is restricted to 65,536.
When the 18-bit parallel interface is used, the data transfer method is fixed to 1-pixel/18-bit mode, regardless of the
setting of the DTX pin.
Because the display RAM in the µ PD161623 has a 1-pixel/18-bit configuration, when using the 1-pixel/16-bit mode
(DTX = L), it will be necessary to add supplementary data for the two-bit data deficiency that occurs when (16-bit) data
is transferred from the CPU.
For the relationship between the display data and the supplementary data set by the data supplement register, refer
to Figure 53.
Table 52.
PSX0
H
L
Interface Mode
18-bit parallel
16-bit parallel
Note X: Don’t care (H or L)
DTX
X Note
H
L
Mode
1-pixel/18-bit
1-pixel/18-bit
1-pixel/16-bit
Data Sheet S15817EJ2V0DS
13

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]