datasheetbank_Logo
データシート検索エンジンとフリーデータシート

UPD161623 データシートの表示(PDF) - NEC => Renesas Technology

部品番号
コンポーネント説明
一致するリスト
UPD161623
NEC
NEC => Renesas Technology NEC
UPD161623 Datasheet PDF : 84 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
µ PD161623
4. PIN I/O CIRCUITS AND RECOMMENDED CONNECTION OF UNUSED PINS
The I/O circuit types of each pin and recommended connection of unused pins are described below.
5
Pin Name
PSX0
/RESET
5 /RD(E)
5 C86
Input Type
Schmitt trigger
Schmitt trigger
Schmitt trigger
Schmitt trigger
I/O
Input
Input
Input
Input
Power Supply
VDD1
VDD1
VDD1
VDD1
Recommended Connection of Unused Pins
Mode setting pin
Always reset on power application
Connect to VDD1 (when i80 series interface)
Mode setting pin
5 D0 to D17
RS
OP0 to OP7
OSCIN
OSCOUT
CSTB
OSCSEL
GOE1
GOE2
GSTB
GCLK
LPMP
DCON
RGONP
VCD11, VCD12
VCD2
VCE
Schmitt trigger
Schmitt trigger
CMOS
CMOS
Schmitt trigger
I/O
Input
Output
Input
Input
Output
Input
Output
Output
Output
Output
Output
Output
Output
Output
Output
Output
VDD1
VDD1
VDD2
VDD2
VDD2
VDD1
VDD2
VDD2
VDD2
VDD2
VDD2
VDD2
VDD2
VDD2
VDD2
VDD2
VDD2
Register setting pin
Leave open
Input external clock (in OSCSEL = H mode)
Leave open (in OSCSEL = H mode)
Leave open
Mode setting pin
Always connect to the gate driver
Always connect to the gate driver
Always connect to the gate driver
Always connect to the gate driver
Leave open
Always connect to the power IC
Always connect to the power IC
Always connect to the power IC
Always connect to the power IC
Always connect to the power IC
VCOM
Output VS
Leave open (FRBSEL = H)
VCOUT1
Output VS
Leave open
VCOUT2
Output VDD2
Leave open
5 BGRIN
Input VS
Leave open (BGRS = 0 [R25])
5 VCOMR
Input VS
Leave open (FRBSEL = H)
TOUT0 to TOUT17
Output VDD2
Leave open
TOSCO
Output VDD2
Leave open
TSTRTST
Input VDD2
Connect to VSS
TSTVIHL
Input VDD2
Connect to VSS
TOSCI
Input VDD2
Connect to VSS
TOSCSELI
Input VDD2
Connect to VSS
TOSCSELO
Input VDD2
Connect to VSS
TBSEL1
Input VDD2
Connect to VSS
TBSEL2
Input VDD2
Connect to VSS
TBGR
Input VDD2
Connect to VSS
PSX1
Input VDD1
Connect to VSS
SCL
Input VDD1
Connect to VDD1 or VSS
SI
Input VDD1
Connect to VDD1 or VSS
DTX
Schmitt trigger
Input VDD1
Connect to VDD1 or VSS
FBRSEL
CMOS
Input VDD2
Connect to VDD2 or VSS
Notes 1. Connect to VDD1 or VSS, depending on the mode selected.
2. Input either H or L by CPU, depending on the register selected.
3. Connect to VDD2 or VSS, depending on the mode selected.
12
Data Sheet S15817EJ2V0DS
Note
1
1
2
3
1
3

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]