MSM7731-02 データシートの表示（PDF） - Oki Electric Industry
部品番号
コンポーネント説明
一致するリスト
MSM7731-02 Datasheet PDF : 53 Pages
| |||
1Semiconductor
FEDL7731-02-04
MSM7731-02
RPAD4, RPAD3, RPAD2, RPAD1
These are the receive signal gain adjusting and mute setting pins. Refer to Table 1 for the settings. Set these pins to
a logic “0” when controlling by the control register. Because data is shifted into this pin in synchronization with the
rising edge of the SYNC signal, hold the data at the pin for 250 µs or longer. For further details, refer to the
electrical characteristics. These pins are ORed with the CR2-B3, B2, B1 and B0 bits of the control register. Refer
to the section “RELATIONSHIP BETWEEN PINS AND CONTROL REGISTERS”.
TPAD4, TPAD3, TPAD2, TPAD1
These are the transmit signal gain adjusting and mute setting pins. Refer to Table 1 for the settings. Set these pins
to a logic “0” when controlling by the control register. Because data is shifted into this pin in synchronization with
the rising edge of the SYNC signal, hold the data at the pin for 250 µs or longer. For further details, refer to the
electrical characteristics. These pins are ORed with the CR3-B3, B2, B1 and B0 bits of the control register. Refer
to the section “RELATIONSHIP BETWEEN PINS AND CONTROL REGISTERS”.
Table 1 RPAD/TPAD Setting
RPAD4
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
RPAD3
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
RPAD2
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
RPAD1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
TPAD4
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
TPAD3
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
TPAD2
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
TPAD1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
Level
21 dB
18 dB
15 dB
12 dB
9 dB
6 dB
3 dB
0 dB
–3 dB
–6 dB
–9 dB
–12 dB
–15 dB
–18 dB
–21 dB
MUTE
TEST1-4
Test inputs. Set these pins to a logic “0”.
TEST9
Test output.
13/53
Share Link: 