CY7C106BN データシートの表示（PDF） - Cypress Semiconductor
部品番号
コンポーネント説明
一致するリスト
CY7C106BN Datasheet PDF : 8 Pages
| |||
CY7C106BN
CY7C1006BN
AC Test Loads and Waveforms
R1 480Ω
5V
OUTPUT
30 pF
INCLUDING
JIG AND
SCOPE
(a)
R1 480Ω
5V
3.0V
OUTPUT
R2
255Ω
5 pF
INCLUDING
JIG AND
SCOPE
R2
255Ω
GND
Rise Time < 1V/ns
(b)
ALL INPUT PULSES
90%
10%
90%
10%
Fall Time < 1V/ns
Equivalent to:
THÉVENIN EQUIVALENT
OUTPUT
167Ω
1.73V
Switching Characteristics Over the Operating Range[5]
7C106B-15
7C1006B-15
7C106B-20
7C1006B-20
Parameter
Description
Min.
Max.
Min.
Max.
Unit
READ CYCLE
tRC
Read Cycle Time
tAA
Address to Data Valid
tOHA
Data Hold from Address Change
tACE
CE LOW to Data Valid
tDOE
OE LOW to Data Valid
tLZOE
tHZOE
tLZCE
tHZCE
OE LOW to Low Z
OE HIGH to High Z[6, 7]
CE LOW to Low Z[7]
CE HIGH to High Z[6, 7]
tPU
CE LOW to Power-Up
tPD
CE HIGH to Power-Down
WRITE CYCLE[8, 9]
15
20
ns
15
20
ns
3
3
ns
15
20
ns
7
8
ns
0
0
ns
7
8
ns
3
3
ns
7
8
ns
0
0
ns
15
20
ns
tWC
Write Cycle Time
15
20
ns
tSCE
CE LOW to Write End
12
15
ns
tAW
Address Set-Up to Write End
12
15
ns
tHA
Address Hold from Write End
0
0
ns
tSA
Address Set-Up to Write Start
0
0
ns
tPWE
WE Pulse Width
12
15
ns
tSD
Data Set-Up to Write End
8
10
ns
tHD
tLZWE
tHZWE
Data Hold from Write End
WE HIGH to Low Z[7]
WE LOW to High Z[6, 7]
0
0
ns
3
3
ns
7
8
ns
Notes:
5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified
IOL/IOH and 30–pF load capacitance.
6. tHZOE, tHZCE, and tHZWE are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
7. At any given temperature and voltage condition, tHZCE is less than tLZCE, tHZOE is less than tLZOE, and tHZWE is less than tLZWE for any given device.
8. The internal write time of the memory is defined by the overlap of CE and WE LOW. CE and WE must be LOW to initiate a write, and the transition of either of
these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
9. The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of tHZWE and tSD.
Document #: 001-06429 Rev. **
Page 3 of 8
[+] Feedback
Share Link: 