datasheetbank_Logo
データシート検索エンジンとフリーデータシート
HOME  >>>  Solomon Systech   >>> SSD1901QL5 PDF

SSD1901QL5 データシート - Solomon Systech

SSD1901QL5 image

部品番号
SSD1901QL5

コンポーネント説明

Other PDF
  no available.

PDF
DOWNLOAD     

page
58 Pages

File Size
194.2 kB

メーカー
Solomon
Solomon Systech  Solomon

GENERAL DESCRIPTION
The SSD1901 is a TFT graphics controller with an embedded 80K byte SRAM display memory. It supports high resolution TFT panels with 8-bpp color depths, allowing up to 256 colors. The high integration of the SSD1901 provides a low cost, low power, single chip solution to meet the requirements of embedded systems, such as Office Automation equipment, Mobile Communications devices, and Hand-Held PCs where board size and battery life are major concerns.


FEATURES
Integrated Display Memory
    • Embedded 80K byte SRAM display memory.
CPU Interface
    • Direct support of the following interfaces:
        • Motorola MC68K.
        • MPU bus interface using WAIT# signal.
    • Direct memory mapping of internal registers into upper 128 bytes of 128K byte address space.
    • The 80K byte display memory is directly and contiguously available through the 17-bit address bus.
Display Support
    • 9/12 bits Active Matrix TFT interface
    • Example resolutions: 160x160, 320x240
Display Modes
    • 8 bit-per-pixel, 256-level color display.
    • 256 simultaneous of 4096 colors on active matrix LCD panels.
    • Virtual display support (displays images larger than the panel size through the use of panning and scrolling).
    • Split screen display allows two different images to be simultaneously displayed.
    • Fixed Window Mode simplifies the data update process for an image in a window area on the display.
    • Floating Window Mode allows to display an image in a window area on the display without erasing the original image data.
Clock Source
    • Maximum input clock (CLKI) frequency of 50MHz.
    • Maximum operating clock (CLK) frequency of 25MHz.
    • Operating clock (CLK) is derived from CLKI or BCLK input.
    • Pixel Clock (PCLK) and Memory Clock (MCLK) are derived from CLK.
Miscellaneous
    • Software Color Invert.
    • Software Power Saving mode.
    • Hardware Power Saving mode.
    • LCD power-down sequencing.
    • 4 General Purpose Input/Output pins are available.
    • GPIO0 is available if Hardware Power Saving is not required.
    • GPIO[4:2] are available if 9 bit TFT panel is selected.
    • Single Supply : 3.0 volts to 3.6 volts.

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

部品番号
コンポーネント説明
PDF
メーカー
WVGA Graphics Controller
Seiko Epson Corp
Video Graphics Controller
Winbond
LCD Graphics Controller ( Rev : 2002 )
Solomon Systech
LCD Graphics Controller
Solomon Systech
XGA RGB to TFT graphics engine
Philips Electronics
SXGA RGB to TFT graphics engine
Philips Electronics
CMOS Graphics Display Controller
NEC => Renesas Technology
Advenced Graphics Display Controller
NEC => Renesas Technology
LCD Graphics Controller CMOS
Unspecified
Embedded Memory Graphics LCD Controller
Seiko Epson Corp

Share Link: GO URL

EnglishEnglish Korean한국어 Japanese日本語 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]