datasheetbank_Logo
データシート検索エンジンとフリーデータシート
HOME  >>>  System Logic Semiconductor  >>> SL74HC174 PDF

SL74HC174 データシート - System Logic Semiconductor

SL74HC174D image

部品番号
SL74HC174

Other PDF
  no available.

PDF
DOWNLOAD     

page
5 Pages

File Size
38.7 kB

メーカー
System-Logic
System Logic Semiconductor System-Logic

Hex D Flip-Flop with Common Clock and Reset High-Performance Silicon-Gate CMOS

The SL74HC174 is identical in pinout to the LS/ALS174. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALSTTL outputs.
This device consists of six D flip-flops with common Clock and Reset inputs. Each flip-flop is loaded with a low-to-high transition of the Clock input. Reset is asynchronous and active-low.

 • Outputs Directly Interface to CMOS, NMOS, and TTL
 • Operating Voltage Range: 2.0 to 6.0 V
 • Low Input Current: 1.0 μA
 • High Noise Immunity Characteristic of CMOS Devices

Page Link's: 1  2  3  4  5 

部品番号
コンポーネント説明
PDF
メーカー
HEX D FLIP-FLOP WITH COMMON CLOCK AND RESET High-Speed Silicon-Gate CMOS
Integral Corp.
Hex D Flip-Flop with Common Clock and Reset High-Speed Silicon-Gate CMOS
IK Semicon Co., Ltd
Hex D Flip-Flop with Common Clock and Reset High-Speed Silicon-Gate CMOS
Integral Corp.
Hex D Flip-Flop with Common Clock and Reset High-Speed Silicon-Gate CMOS
IK Semicon Co., Ltd
HEX D FLIP-FLOP WITH COMMON CLOCK AND RESET
Integral Corp.
Hex D Flip-Flop with Common Clock and Reset
ON Semiconductor
Hex D Flip−Flop with Common Clock and Reset
ON Semiconductor
Hex D Flip−Flop with Common Clock and Reset
Motorola => Freescale
Hex D Flip−Flop with Common Clock and Reset
ON Semiconductor
Hex D Flip-Flop with Common Clock and Reset
ON Semiconductor

Share Link: GO URL

EnglishEnglish Korean한국어 Japanese日本語 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]