datasheetbank_Logo
データシート検索エンジンとフリーデータシート
HOME  >>>  Philips Electronics  >>> SAA7196 PDF

SAA7196 データシート - Philips Electronics

SAA7196H image

部品番号
SAA7196

Other PDF
  no available.

PDF
DOWNLOAD     

page
76 Pages

File Size
288 kB

メーカー
Philips
Philips Electronics Philips

GENERAL DESCRIPTION
The CMOS circuit SAA7196, digital video decoder, scaler and clock generator (DESCPro), is a highly integrated circuit for DeskTop Video applications. It combines the functions of a digital multistandard decoder (SAA7191B), a digital video scaler (SAA7186) and a clock generator (SAA7197).


FEATURES
• Digital 8-bit luminance input [video (Y) or CVBS]
• Digital 8-bit chrominance input [CVBS or C from CVBS, Y/C, S-Video (S-VHS or Hi8)]
• Luminance and chrominance signal processing for main standards PAL, NTSC and SECAM
• Horizontal and vertical sync detection for all standards
• User programmable luminance peaking for aperture correction
• Compatible with memory-based features (line-locked clock, square pixel)
• Cross colour reduction by chrominance comb-filtering for NTSC or special cross-colour cancellation for SECAM
• UV signal delay lines for PAL to correct chrominance phase errors
• Square-pixel format with 768/640 active samples per line
• The bidirectional expansion port (YUV-bus) supports data rates of 780 × fH (NTSC) and 944 × fH (PAL, SECAM) in 4 : 2 : 2 format
• Brightness, contrast, hue and saturation controls for scaled outputs
• Down-scaling of video windows with 1023 active samples per line and 1023 active lines per frame to randomly sized windows
• 2D data processing for improved signal quality of scaled luminance data, especially for compression applications
• Chroma key (α-generation)
• YUV to RGB conversation including anti-gamma ROM tables for RGB
• 16-word output FIFO (32-bit words)
• Output configurable for 32-, 24- and 16-bit video data bus
• Scaled 16-bit 4 : 2 : 2 YUV output
• Scaled 15-bit RGB (5-5-5+α) and 24-bit (8-8-8+α) output
• Scaled 8-bit monochrome output
• Line increment, field sequence (odd/even, interlace/non-interlaced) and vertical reset control for easy memory interfacing
• Output of discontinuous data bursts of scaled video data or continuous data output with corresponding qualifier signals
• Real-time status information
• I2C-bus control
• Only one crystal of 26.8 MHz required
• Clock generator on chip.

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

部品番号
コンポーネント説明
PDF
メーカー
MULTISTANDARD VIDEO DECODER/SCALER
Samsung
Digital video scaler
Philips Electronics
Digital Audio/Video Clock Generator IC
AMI Semiconductor
Digital Audio/Video Clock Generator IC
Unspecified
I2C Digital Audio/Video Clock Generator IC
AMI Semiconductor
Clock Generator Circuit for desktop video systems (CGC)
Philips Electronics
Multi-standard Video Decoder With High Quality Down Scaler
Unspecified
NTSC Digital Video Decoder
Asahi Kasei Microdevices
Dual Video/Memory Clock Generator
Integrated Circuit Systems
Digital Video Clock Source
Integrated Circuit Systems

Share Link: GO URL

EnglishEnglish Korean한국어 Japanese日本語 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]