datasheetbank_Logo
データシート検索エンジンとフリーデータシート
HOME  >>>  QuickLogic Corporation  >>> QL4036-4PQ208M PDF

QL4036-4PQ208M データシート - QuickLogic Corporation

QL4036-0CF208I image

部品番号
QL4036-4PQ208M

Other PDF
  no available.

PDF
DOWNLOAD     

page
12 Pages

File Size
185 kB

メーカー
QuickLogic
QuickLogic Corporation QuickLogic

ARCHITECTURE OVERVIEW
The QuickRAM family of ESPs (Embedded Standard Products) offers FPGA logic in combination with Dual Port SRAM modules. The QL4036 is a 36,000 usable PLD gate member of the QuickRAM family of ESPs. QuickRAM ESPs are fabricated on a 0.35mm four-layer metal process using QuickLogic’s patented ViaLinkTM technology to provide a unique combination of high  performance, high density, low cost, and extreme ease-of-use.
The QL4036 contains 672 logic cells and 14 dual port RAM modules(see Figure 1). Each RAM module has 1,152 RAM bits, for a total of 16,128 bits. RAM Modules are Dual Port (one read port, one write port) and can be configured into one of four modes: 64(deep) x18 (wide), 128x9, 256x4, or 512x2 (see Figure 2). With a maximum of 204 I/Os, the QL4036 is available in 144-pin TQFP, 208-pin PQFP and 256-pin PBGA packages.

DEVICE HIGHLIGHTS
High Performance & High Density
■36,000 Usable PLD Gates with 204 I/Os
■300 MHz 16-bit Counters, 400 MHz Datapaths, 160+ MHz FIFOs
■0.35µm four-layer metal non-volatile CMOS process for smallest die sizes

High Speed Embedded SRAM
■14 dual-port RAM modules, organized in user-config urable 1,152 bit blocks
■5ns access times, each port independently accessible
■Fast and effecient for FIFO, RAM, and ROM functions

Easy to Use / Fast Development Cycles
■100% routable with 100% utilization and complete pin-out stability
■Variable-grain logic cells provide high performance and 100% utilization
■Comprehensive design tools include high quality Verilog/VHDL synthesis

Advanced I/O Capabilities
■Interfaces with both 3.3V and 5.0V devices
■PCI compliant with 3.3V and 5.0V busses for -1/-2/-3/-4 speed grades
■Full JTAG boundary scan
■Registered I/O cells with individually controlled clocks and output enables

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

部品番号
コンポーネント説明
PDF
メーカー
8,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM
QuickLogic Corporation
9,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM ( Rev : 2003 )
QuickLogic Corporation
16,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM
Unspecified
9,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM
QuickLogic Corporation
8,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM
Unspecified
16,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM
Unspecified
16,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM
QuickLogic Corporation
90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM
Unspecified
90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM
QuickLogic Corporation
Combining Performance, Density, and Embedded RAM
QuickLogic Corporation

Share Link: GO URL

EnglishEnglish Korean한국어 Japanese日本語 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]