datasheetbank_Logo
データシート検索エンジンとフリーデータシート
HOME  >>>  PMC-Sierra  >>> PM6388-RI PDF

PM6388-RI データシート - PMC-Sierra

PM6388 image

部品番号
PM6388-RI

コンポーネント説明

Other PDF
  no available.

PDF
DOWNLOAD     

page
345 Pages

File Size
2 MB

メーカー
PMC-Sierra
PMC-Sierra PMC-Sierra

FEATURES
• Integrates eight E1 framers in a single device for terminating duplex E1
   signals.
• Supports transfer of PCM data to/from 2.048 MHz system-side devices. Also
   supports a fractional E1 system interface with independent ingress/egress
   fractional E1 rates.
• Provides an optional backplane interface which is compatible with Mitel ST®-
   bus, AT&T CHI® and MVIP PCM backplanes, supporting data rates of
   2.048 Mbit/s and 8.192 Mbit/s. Up to four links may be byte interleaved on
   each interface bus with no external circuitry.
• Extracts/inserts up to three HDLC links from/to arbitrary time slots to support
   the D-channel for ISDN Primary Rate Interfaces and the C-channels for
   V5.1/V5.2 interfaces as per ITU-T G.964, ITU-T G.965, ETS 300-324-1, and
   ETS 300-347-1.
• Provides jitter attenuation in the receive and transmit directions.
• Provides per-channel payload loopback and per link diagnostic and line
   loopbacks.
• Provides an integral pattern generator/detector that may be programmed to
   generate and detect common pseudo-random (as recommended in ITU-T
   O.151) or repetitive sequences. The programmed sequence may be
   inserted/detected in the entire E1 frame, or on a fractional E1 basis, in both
   the ingress and egress directions. Each framer possesses its own
   independent pattern generator/detector, and each detector counts pattern
   errors using a 32-bit saturating error counter.
• Provides signaling extraction and insertion on a per-channel basis.
• Software compatible with the PM6341 E1XC Single E1 Transceiver, the
   PM6344 EQUAD Quad E1 Framer, the PM4388 TOCTL Octal T1 Framer, and
   PM4351 COMET Combined E1/T1 Transceiver.
• Seamless interface to the PM4314 QDSX Quad Line Interface.
• Provides a IEEE P1149.1 (JTAG) compliant test access port (TAP) and
   controller for boundary scan test.
• Provides an 8-bit microprocessor bus interface for configuration, control, and
   status monitoring.
• Low power 3.3V CMOS technology with 5V tolerant inputs.
• Available in a 128 pin PQFP (14 mm by 20 mm) package.
• Provides a -40°C to +85°C Industrial temperature operating range.


APPLICATIONS
• High density Internet E1 interfaces for multiplexers, switches, routers and digital modems.
• Frame Relay switches and access devices (FRADS)
• SONET/SDH Add Drop Multiplexers
• Digital Private Branch Exchanges (PBX)
• E1 Channel Service Units (CSU) and Data Service Units (DSU)
• E1 Channel Banks and Multiplexers
• Digital Access and Cross-Connect Systems (DACS)

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

部品番号
コンポーネント説明
PDF
メーカー
Octal E1 Framer
PMC-Sierra
OCTAL T1/E1 Framer
Agere -> LSI Corporation
Octal T1/E1/J1 Framer
Zarlink Semiconductor Inc
OCTAL T1/E1/J1 FRAMER
Exar Corporation
Quad E1 Framer
Dallas Semiconductor -> Maxim Integrated
QUADRUPLE E1 FRAMER
PMC-Sierra
E1 FRAMER/TRANSCEIVER
PMC-Sierra
Quad E1 Framer
PMC-Sierra, Inc
4x3 Twelve Channel E1 Framer, 4x4 Sixteen Channel E1 Framer
Dallas Semiconductor -> Maxim Integrated
Enhanced Quad E1 Framer
Maxim Integrated

Share Link: GO URL

EnglishEnglish Korean한국어 Japanese日本語 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]