datasheetbank_Logo
データシート検索エンジンとフリーデータシート
HOME  >>>  PMC-Sierra  >>> PM5352 PDF

PM5352 データシート - PMC-Sierra

PM5352 image

部品番号
PM5352

コンポーネント説明

Other PDF
  no available.

PDF
DOWNLOAD     

page
77 Pages

File Size
685.3 kB

メーカー
PMC-Sierra
PMC-Sierra PMC-Sierra

DATASHEET OVERVIEW
The PM5352 S/UNI-STAR is functionally equivalent to a single channel PM5351 S/UNI-TETRA (TETRA channel #4). The devices are software compatible and pin compatible. This datasheet provides a complete pinout description for the S/UNI-STAR, as well as any differences between these devices (including boundary scan register, test mode 0 register). For a complete functional and register description, please refer to the PMC-971240.


FEATURES
General
• Single chip ATM User-Network Interface operating at 155.52 Mbit/s.
• Implements the ATM Forum User Network Interface Specification and the ATM physical layer for Broadband ISDN according to CCITT Recommendation I.432.
• Implements the Point-to-Point Protocol (PPP) over SONET/SDH specification according to RFC 1619/1662 of the PPP Working Group of the Internet Engineering Task Force (IETF).
• Processes duplex 155.52 Mbit/s STS-3c (STM-1) data streams with on-chip clock and data recovery and clock synthesis.
• Exceeds Bellcore GR-253-CORE jitter tolerance and intrinsic jitter criteria.
• Exceeds Bellcore GR-253-CORE jitter transfer and phase variation criteria.
• Provides control circuitry required to exceed Bellcore GR-253-CORE WAN clocking requirements related to wander transfer, holdover and long term stability when using an external VCXO.
• Compatible with ATM Forum’s Utopia Level 2 Specification with MultiPHY addressing and parity support.
• Implements the POS-PHY 16-bit System Interface for Packet over SONET/SDH (POS) applications. This system interface is similar to Utopia Level 2, but adapted to packet transfer. Both byte-level and packet-level transfer modes are supported.
• Provides a standard 5 signal IEEE 1149.1 JTAG test port for boundary scan board test purposes.
• Provides a generic 8-bit microprocessor bus interface for configuration, control, and status monitoring.
• Low power 3.3V CMOS with PECL and TTL compatible inputs and CMOS/TTL outputs, with 5V tolerance inputs (system side interface is 3.3V only).
• Industrial temperature range (-40°C to +85°C).
• 304 pin Super BGA package.


APPLICATIONS
• DSLAM uplinks
• Access Concentrators
• WAN and edge ATM switches.
• LAN switches and hubs.
• Layer 3 switches.
• Multiservice switches (FR, ATM, IP, etc..).

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

部品番号
コンポーネント説明
PDF
メーカー
SATURN USER NETWORK INTERFACE ( Rev : 1995 )
PMC-Sierra
SATURN USER NETWORK INTERFACE (622-MAX)
PMC-Sierra
SATURN USER NETWORK INTERFACE (622- POS)
PMC-Sierra
SATURN USER NETWORK INTERFACE (155-QUAD)
PMC-Sierra
SATURN USER NETWORK INTERFACE (155-TETRA)
PMC-Sierra
SATURN User Network Interface ATM Layer Solution ( Rev : 1999 )
PMC-Sierra
SATURN User Network Interface for PDH Applications
PMC-Sierra, Inc
SATURN USER NETWORK INTERFACE ATM LAYER SOLUTION
PMC-Sierra
SATURN User Network Interface ATM Layer Solution
PMC-Sierra
SATURN USER NETWORK INTERFACE TELECOM STANDARD PRODUCT
PMC-Sierra

Share Link: GO URL

EnglishEnglish Korean한국어 Japanese日本語 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]