datasheetbank_Logo
データシート検索エンジンとフリーデータシート
HOME  >>>  PhaseLink Corporation  >>> P521-38 PDF

P521-38 データシート - PhaseLink Corporation

P521-38 image

部品番号
P521-38

Other PDF
  no available.

PDF
DOWNLOAD     

page
6 Pages

File Size
51.3 kB

メーカー
PLL
PhaseLink Corporation PLL

DESCRIPTIONS
P521-38 is a VCXO IC specifically designed to pull high frequency fundamental crystals. Its internal varicaps allow an on chip frequency pulling, controlled by the VCON input. The chip provides a low phase noise, low jitter PECL differential clock output.


FEATURES
· 65MHz to 130MHz Fundamental Mode Crystal.
· Output range: 65MHz – 130MHz.
· Complementary PECL outputs.
· Selectable OE Logic (enable high or enable low).
· Integrated variable capacitors.
· High pull linearity: < 5%.
· +/- 125 ppm pull range
· Supports 2.5V or 3.3V-Power Supply.
· Available in die form.
· Thickness 10 mil.

 

Page Link's: 1  2  3  4  5  6 

部品番号
コンポーネント説明
PDF
メーカー
Low Phase Noise LVDS VCXO (65MHz to 130MHz)
PhaseLink Corporation
Low Phase Noise PECL VCXO (27MHz to 65MHz)
PhaseLink Corporation
Low Phase Noise LVDS VCXO (27MHz to 65MHz)
PhaseLink Corporation
Low Phase Noise PECL VCXO (100MHz to 200MHz)
PhaseLink Corporation
Low Phase Noise PECL VCXO (100MHz to 200MHz)
PhaseLink Corporation
Low Phase Noise PECL VCXO (100MHz to 200MHz)
PhaseLink Corporation
Low Phase Noise VCXO+Multiplier
Integrated Circuit Systems
Low Phase Noise VCXO+Multiplier
Integrated Circuit Systems
Low Phase Noise LVDS VCXO (100MHz to 200MHz)
PhaseLink Corporation
VCXO Series (PECL)
NEL Frequency Controls

Share Link: GO URL

EnglishEnglish Korean한국어 Japanese日本語 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]