datasheetbank_Logo
データシート検索エンジンとフリーデータシート
HOME  >>>  ON Semiconductor  >>> MC100LVEL56DW PDF

MC100LVEL56DW データシート - ON Semiconductor

MC100LVEL56DW image

部品番号
MC100LVEL56DW

Other PDF
  no available.

PDF
DOWNLOAD     

page
7 Pages

File Size
107.9 kB

メーカー
ON-Semiconductor
ON Semiconductor ON-Semiconductor

Description
The MC100LVEL56 is a dual, fully differential 2:1 multiplexer. The differential data path makes the device ideal for multiplexing low skew clock or other skew sensitive signals.
The device features both individual and common select inputs to address both data path and random logic applications. The differential inputs have special circuitry which ensures device stability under open input conditions. When both differential inputs are left open the D input will pull down to VEE, The D input will bias around VCC/2 forcing the Q output LOW.


FEATUREs
• 580 ps Typical Propagation Delays
• Separate and Common Select
• The 100 Series Contains Temperature Compensation
• PECL Mode Operating Range: VCC = 3.0 V to 3.8 V with VEE = 0 V
• NECL Mode Operating Range: VCC = 0 V with VEE = −3.0 V to −3.8 V
• Internal Input Pulldown Resistors on D(s), SEL(s), and COM_SEL
• Q Output will Default LOW with Inputs Open or at VEE
• Pb−Free Packages are Available*

Page Link's: 1  2  3  4  5  6  7 

Share Link: GO URL

EnglishEnglish Korean한국어 Japanese日本語 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]