datasheetbank_Logo
データシート検索エンジンとフリーデータシート
HOME  >>>  Maxim Integrated  >>> MAX9205 PDF

MAX9205(2001) データシート - Maxim Integrated

MAX9205 image

部品番号
MAX9205

コンポーネント説明

Other PDF
  2010   lastest PDF  

PDF
DOWNLOAD     

page
13 Pages

File Size
140.5 kB

メーカー
MaximIC
Maxim Integrated MaximIC

General Description
The MAX9205/MAX9207 serializers transform 10-bit-wide parallel LVCMOS/LVTTL data into a serial high-speed bus low-voltage differential signaling (LVDS) data stream. The serializers typically pair with deserializers like the MAX9206/MAX9208, which receive the serial output and transform it back to 10-bit-wide parallel data.
The MAX9205/MAX9207 transmit serial data at speeds up to 400Mbps and 660Mbps, respectively, over PCB traces or twisted-pair cables. Since the clock is recovered from the serial data stream, clock-to-data and data-to-data skew that would be present with a parallel bus are eliminated.
The MAX9205 can lock to a 16MHz to 40MHz system clock, while the MAX9207 can lock to a 40MHz to 66MHz system clock. The serializer output is held in high impedance until the device is fully locked to the local system clock, or when the device is in power down mode.
Both the devices operate from a single +3.3V supply, are specified for operation from -40°C to +85°C, and are available in 28-pin SSOP packages.


FEATUREs
♦ Standalone Serializer (vs. SERDES) Ideal for
   Unidirectional Links
♦ Framing Bits for Deserializer Resync Allow Hot
   Insertion Without System Interruption
♦ LVDS Serial Output Rated for Point-to-Point and
   Bus Applications
♦ Wide Reference Clock Input Range
   16MHz to 40MHz (MAX9205)
   40MHz to 66MHz (MAX9207)
♦ Low 140ps (pk-pk) Deterministic Jitter (MAX9207)
♦ Low 34mA Supply Current (MAX9205)
♦ 10-Bit Parallel LVCMOS/LVTTL Interface
♦ Up to 660Mbps Payload Data Rate (MAX9207)
♦ Programmable Active Edge on Input Latch
♦ Pin-Compatible Upgrades to DS92LV1021 and DS92LV1023


APPLICATIONs
   Cellular Phone Base Stations
   Add Drop Muxes
   Digital Cross-Connects
   DSLAMs
   Network Switches and Routers
   Backplane Interconnect

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

部品番号
コンポーネント説明
PDF
メーカー
10-Bit Bus LVDS Deserializers ( Rev : 2001 )
Maxim Integrated
10-Bit Bus LVDS Deserializers ( Rev : 2007 )
Maxim Integrated
10-Bit Bus LVDS Deserializers
Maxim Integrated
10-Bit LVDS Serializer
Maxim Integrated
10 BIT LVDS RECEIVER FOR VIDEO
Integrated Circuit Systems
20MHz - 66MHz, 10-Bit Bus, IEEE 1149.1 (JTAG) Compliant LVDS Serializer/Deserializer
austriamicrosystems AG
TRIPLE 10-BIT LVDS TRANSMITTER FOR VIDEO
Integrated Circuit Systems
TRIPLE 10-BIT LVDS TRANSMITTER FOR VIDEO
Integrated Circuit Systems
Single Bus LVDS Transceiver
Pericom Semiconductor
Single Bus LVDS Transceiver
Pericom Semiconductor

Share Link: GO URL

EnglishEnglish Korean한국어 Japanese日本語 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]