datasheetbank_Logo
データシート検索エンジンとフリーデータシート
HOME  >>>  Integrated Silicon Solution  >>> IS43DR16640-3DBL PDF

IS43DR16640-3DBL データシート - Integrated Silicon Solution

IS43DR81280 image

部品番号
IS43DR16640-3DBL

コンポーネント説明

Other PDF
  no available.

PDF
DOWNLOAD     

page
28 Pages

File Size
749.2 kB

メーカー
ISSI
Integrated Silicon Solution ISSI

FEATURES
• Clock frequency up to 533MHz
• 8 internal banks for concurrent operation
• 4‐bit prefetch architecture
• Programmable CAS Latency: 3, 4, 5, 6 and 7
• Programmable Additive Latency: 0, 1, 2, 3, 4, 5
   and 6
• Write Latency = Read Latency‐1
• Programmable Burst Sequence: Sequential or
   Interleave
• Programmable Burst Length: 4 and 8
• Automatic and Controlled Precharge Command
• Power Down Mode
• Auto Refresh and Self Refresh
• Refresh Interval: 7.8 μs (8192 cycles/64 ms)
• OCD (Off‐Chip Driver Impedance Adjustment)
• ODT (On‐Die Termination)
• Weak Strength Data‐Output Driver Option


Share Link: GO URL

EnglishEnglish Korean한국어 Japanese日本語 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]