datasheetbank_Logo
データシート検索エンジンとフリーデータシート
HOME  >>>  Integrated Device Technology  >>> IDTCV115C PDF

IDTCV115C データシート - Integrated Device Technology

IDTCV115C image

部品番号
IDTCV115C

Other PDF
  no available.

PDF
DOWNLOAD     

page
19 Pages

File Size
78.7 kB

メーカー
IDT
Integrated Device Technology IDT

DESCRIPTION:
IDTCV115C is a 56 pin clock device, complying the latest Intel CK410 requirements, for Intel advance P4 processors. The CPU output buffer is designed to support up to 400MHz processor. One dedicated PLL for Serial ATA clock provides high accuracy frequency. This device also implements Band-gap referenced IREF to reduce the impact of VDD variation on differential outputs, which can provide more robust system performance.
Each CPU/SRC/PCI, SATA clock has its own Spread Spectrum selection, which allows for isolated changes instead of affecting other clock groups.


FEATURES:
• One high precision N and SSC programmable PLL for SRC/PCI
• One high precision N and SSC programmable PLL for CPU
• One high precision SSC programmable PLL for SATA
• One high precision PLL for 96MHz/48MHz
• Band-gap circuit for differential outputs
• Support multiple spread spectrum modulation, down and center
• Support SMBus block read/write, index read/write
• Selectable output strength for REF, PCI, and USB48MHz
• Available in SSOP package

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

部品番号
コンポーネント説明
PDF
メーカー
PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR
Integrated Device Technology
PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR
Integrated Device Technology
PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR
Integrated Device Technology
PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR
Integrated Device Technology
PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR
Integrated Device Technology
PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR
Integrated Device Technology
PROGRAMMABLE FLEXPC™ CLOCK FOR P4 PROCESSOR
Integrated Device Technology
PROGRAMMABLE FLEXPC™ CLOCK FOR P4 PROCESSOR
Integrated Device Technology
PROGRAMMABLE FLEXPC™ CLOCK FOR P4 PROCESSOR
Integrated Device Technology
Programmable Timing Control Hub™ for Next Gen P4™ processor
Integrated Circuit Systems

Share Link: GO URL

EnglishEnglish Korean한국어 Japanese日本語 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]