datasheetbank_Logo
データシート検索エンジンとフリーデータシート
HOME  >>>  Integrated Device Technology  >>> IDT72281 PDF

IDT72281 データシート - Integrated Device Technology

72281 image

部品番号
IDT72281

Other PDF
  no available.

PDF
DOWNLOAD     

page
26 Pages

File Size
400.4 kB

メーカー
IDT
Integrated Device Technology IDT

DESCRIPTION:
The IDT72281/72291 are exceptionally deep, high speed, CMOS First-InFirst-Out (FIFO) memories with clocked read and write controls. These FIFOs offer numerous improvements over previous SuperSync FIFOs, including the following:
• The limitation of the frequency of one clock input with respect to the other has been removed. The Frequency Select pin (FS) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK, is running at the higher frequency.
• The period required by the retransmit operation is now fixed and short.
• The first word data latency period, from the time the first word is written to an empty FIFO to the time it can be read, is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperSync family.) SuperSync FIFOs are particularly appropriate for network, video, telecommunications, data communications and other applications that need to buffer large amounts of data.


FEATURES:
• Choose among the following memory organizations:
   IDT72281 65,536 x 9
   IDT72291 131,072 x 9
• Pin-compatible with the IDT72261LA/72271LA SuperSync FIFOs
• 10ns read/write cycle time (6.5ns access time)
• Fixed, low first word data latency time
• Auto power down minimizes standby power consumption
• Master Reset clears entire FIFO
• Partial Reset clears data, but retains programmable settings
• Retransmit operation with fixed, low first word data latency time
• Empty, Full and Half-Full flags signal FIFO status
• Programmable Almost-Empty and Almost-Full flags, each flag can default to one of two preselected offsets
• Program partial flags by either serial or parallel means
• Select IDT Standard timing (using EF and FF flags) or First Word Fall Through timing (using OR and IR flags)
• Output enable puts data outputs into high impedance state
• Easily expandable in depth and width
• Independent Read and Write clocks (permit reading and writing simultaneously)
• Available in the 64-pin Thin Quad Flat Pack (TQFP) and the 64- pin Slim Thin Quad Flat Pack (STQFP)
• High-performance submicron CMOS technology
• Industrial temperature range (-40°C to +85°C) is available

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

部品番号
コンポーネント説明
PDF
メーカー
CMOS ASYNCHRONOUS FIFO 2,048 x 9, 4,096 x 9 8,192 x 9, 16,384 x 9 32,768 x 9, 65,536 x 9 ( Rev : 2001 )
Integrated Device Technology
CMOS ASYNCHRONOUS FIFO 2,048 x 9, 4,096 x 9 8,192 x 9, 16,384 x 9 32,768 x 9 and 65,536 x 9 ( Rev : 2006 )
Integrated Device Technology
CMOS SuperSync FIFO™ 16,384 x 9 32,768 x 9 ( Rev : 2013 )
Integrated Device Technology
CMOS ASYNCHRONOUS FIFO 2,048 x 9, 4,096 x 9 8,192 x 9, 16,384 x 9 32,768 x 9 and 65,536 x 9
Integrated Device Technology
CMOS ASYNCHRONOUS FIFO 2,048 x 9, 4,096 x 9 8,192 x 9, 16,384 x 9 32,768 x 9 and 65,536 x 9
Integrated Device Technology
CMOS SuperSync FIFO™ 16,384 x 9 32,768 x 9
Integrated Device Technology
CMOS SUPERSYNC FIFO™ 16,384 x 9, 32,768 x 9
Integrated Device Technology
CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9 ( Rev : 1995 )
Integrated Device Technology
256 x 9, 512 x 9, 1K x 9 CMOS FIFO
Mosel Vitelic Corporation
256 x 9, 512 x 9, 1K x 9 CMOS FIFO
Mosel Vitelic Corporation

Share Link: GO URL

EnglishEnglish Korean한국어 Japanese日本語 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]