datasheetbank_Logo
データシート検索エンジンとフリーデータシート
HOME  >>>  [Elite Semiconductor Memory Technology Inc.  >>> F59D4G81KA PDF

F59D4G81KA データシート - [Elite Semiconductor Memory Technology Inc.

F59D4G81KA image

部品番号
F59D4G81KA

Other PDF
  no available.

PDF
DOWNLOAD     

page
50 Pages

File Size
1.1 MB

メーカー
ESMT
[Elite Semiconductor Memory Technology Inc. ESMT

GENERAL DESCRIPTION
The device has 4352-byte static registers which allow program and read data to be transferred between the register and the memory cell array in 4352-byte increments. The Erase operation is implemented in a single block unit (256Kbytes + 16Kbytes).
The device is a memory device which utilizes the I/O pins for both address and data input/output as well as command inputs. The Erase and Program operations are automatically executed making the device most suitable for applications such as solid state file storage, voice recording, image file memory for still cameras and other systems which require high density non-volatile memory data storage.


FEATURES
◾ Voltage Supply
   ― VCC: 1.8V (1.7 V ~ 1.95V)
◾ Organization
   ― Page Size: (4K + 256) bytes
   ― Data Register: (4K + 256) bytes
   ― Block Size: 64Pages = (256K + 16K) bytes
   ― Number of Planes: 1
   ― Number of Block per Die (LUN)= 2048
◾ Automatic Program and Erase
   ― Page Program: (4K + 256) bytes
   ― Block Erase: (256K + 16K) bytes
◾ ONFI 1.0 compliant
◾ Page Read Operation
   ― Random Read: 25us (Max.)
   ― Read Cycle: 45ns
◾ Write Cycle Time
   ― Page Program Time: 400us (Typ.)
                                          700us (Max.)
   ― Block Erase Time: 3.5 ms (Typ.)
                                      10ms (Max.)
◾ 1bit/cell
◾ Command/Address/Data Multiplexed DQ Port
◾ Hardware Data Protection
   ― Program/Erase Lockout During Power Transitions
◾ Reliable CMOS Floating Gate Technology
   ― Compliant to JESD47K Specifications
   ― ECC Requirement: 8bit / 512Byte
   ― Endurance: 60K-P/E Cycle Times
   ― Uncycled Data Retention: 10year of real time use at 55°C
◾ Command Register Operation
◾ Number of partial program cycles in the same page (NOP): 4
◾ Automatic Page 0 Read at Power-Up Option
   ― Boot from NAND support
   ― Automatic Memory Download
◾ Cache Program Operation for High Performance Program
◾ Cache Read Operation
◾ Copy-Back Operation
◾ EDO mode
◾ Page copy


Share Link: GO URL

EnglishEnglish Korean한국어 Japanese日本語 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]