datasheetbank_Logo
データシート検索エンジンとフリーデータシート
HOME  >>>  ASIX Electronics Corporation  >>> AX88871AP PDF

AX88871AP データシート - ASIX Electronics Corporation

AX88871AP image

部品番号
AX88871AP

Other PDF
  no available.

PDF
DOWNLOAD     

page
30 Pages

File Size
254.8 kB

メーカー
ASIX
ASIX Electronics Corporation ASIX

AX88871A Overview
   The AX88871A 10/100Mbps Dual Speed “Bripeater” Controller is “a dual speed repeater with build in bridge function” It is design for low cost dumb HUB application. The AX88871A directly supports up-to eight 10/100Mbps automatic links MII interfaces. Maximum up-to 192 ports can be constructed when using inter-repeater bus horizontally cascades 4 AX88871A and vertically cascades 6 repeaters. When using the legacy method, maximum up-to 64 ports can be constructed when using expansion bus cascades 8 AX88871As. The AX88871A is designed base on IEEE 802.3u clause 27 “ Repeater for 100Mb/s base-band networks” It is fully compatible with IEEE 802.3u standard.

General Description
   The AX88871A Repeater Controller is a subset of a repeater set containing all the repeater-specific components and functions, exclusive of PHY components and functions. The AX88871A has only Media Independent Interface (MII) to connect to PHY devices. Other then AX88850 series chips that has 2 kinds of interfaces. There are Physical coding sub-layer (PCS) interface and Media Independent Interface (MII).

   The AX88871A supports 8 MII interfaces ports, a bridge packet buffer SRAM interface, a 100Mbps port expansion interface and LED display interface.

   The AX88871A supports stand along 10/100Mbps dual speed repeater applications. Also it can expand the ports count via cascade to other AX88850 and AX88860 pure 100Mbps repeater chips..


Share Link: GO URL

EnglishEnglish Korean한국어 Japanese日本語 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]