datasheetbank_Logo
データシート検索エンジンとフリーデータシート
HOME  >>>  STMicroelectronics  >>> 74V1T126CTR PDF

74V1T126CTR データシート - STMicroelectronics

74V1T126 image

部品番号
74V1T126CTR

コンポーネント説明

Other PDF
  no available.

PDF
DOWNLOAD     

page
10 Pages

File Size
123.1 kB

メーカー
ST-Microelectronics
STMicroelectronics ST-Microelectronics

DESCRIPTION
The 74V1T126 is an advanced high-speed CMOS SINGLE BUS BUFFER fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology.
3-STATE control input G has to be set LOW to place the output into the high impedance state. Power down protection is provided on all inputs and 0 to 7V can be accepted on inputs with no regard to the supply voltage. This device can be used to interface 5V to 3V.

■ HIGH SPEED: tPD = 3.6ns (TYP.) at VCC = 5V
■ LOW POWER DISSIPATION:
   ICC = 1µA(MAX.) at TA=25°C
■ COMPATIBLE WITH TTL OUTPUTS:
   VIH = 2V (MIN), VIL = 0.8V (MAX)
■ POWER DOWN PROTECTION ON INPUTS
■ SYMMETRICAL OUTPUT IMPEDANCE:
   |IOH| = IOL = 8mA (MIN) at VCC = 4.5V
■ BALANCED PROPAGATION DELAYS:
   tPLH = tPHL
■ OPERATING VOLTAGE RANGE:
   VCC(OPR) = 4.5V to 5.5V

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

部品番号
コンポーネント説明
PDF
メーカー
SINGLE BUS BUFFER (3-STATE)
STMicroelectronics
SINGLE BUS BUFFER (3-STATE)
STMicroelectronics
SINGLE BUS BUFFER (3-STATE)
STMicroelectronics
SINGLE BUS BUFFER (3-STATE)
STMicroelectronics
SINGLE BUS BUFFER (3-STATE)
STMicroelectronics
SINGLE BUS BUFFER (3-STATE)
STMicroelectronics
SINGLE BUS BUFFER (3-STATE)
STMicroelectronics
SINGLE BUS BUFFER (3-STATE)
STMicroelectronics
SINGLE BUS BUFFER (3-STATE)
STMicroelectronics
DUAL BUS BUFFER (3-STATE)
STMicroelectronics

Share Link: GO URL

EnglishEnglish Korean한국어 Japanese日本語 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]