datasheetbank_Logo
データシート検索エンジンとフリーデータシート
HOME  >>>  Fairchild Semiconductor  >>> 74F74PCX PDF

74F74PCX データシート - Fairchild Semiconductor

74F74 image

部品番号
74F74PCX

Other PDF
  no available.

PDF
DOWNLOAD     

page
7 Pages

File Size
73 kB

メーカー
Fairchild
Fairchild Semiconductor Fairchild

General Description
The F74 is a dual D-type flip-flop with Direct Clear and Set inputs and complementary (Q, Q) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input.

Asynchronous Inputs:
   LOW input to SD sets Q to HIGH level
   LOW input to CD sets Q to LOW level
   Clear and Set are independent of clock
   Simultaneous LOW on CD and SD
      makes both Q and Q HIGH

Page Link's: 1  2  3  4  5  6  7 

部品番号
コンポーネント説明
PDF
メーカー
Dual D-Type Positive Edge-Triggered Flip-Flop
Hitachi -> Renesas Electronics
Dual D-Type Positive Edge-Triggered Flip-Flop
ON Semiconductor
DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP
Motorola => Freescale
Dual D−Type Positive Edge−Triggered Flip−Flop
ON Semiconductor
Dual D-Type Positive Edge-Triggered Flip-Flop ( Rev : 2008 )
Fairchild Semiconductor
Dual D-Type Positive Edge-Triggered Flip-Flop
Fairchild Semiconductor
Dual D-Type Positive Edge-Triggered Flip-Flop
Renesas Electronics
Dual d-type positive edge-triggered flip-flop
Motorola => Freescale
Dual D−Type Positive Edge−Triggered Flip−Flop
ON Semiconductor
Dual D−Type Positive Edge−Triggered Flip−Flop
ON Semiconductor

Share Link: GO URL

EnglishEnglish Korean한국어 Japanese日本語 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]