74F113 データシート - Philips Electronics
部品番号
74F113
Other PDF
no available.
PDF
page
10 Pages
File Size
77.9 kB
メーカー
Philips Electronics
DESCRIPTION
The 74F113, dual negative edge-triggered JK-type flip-flop, features individual J, K, clock (CP), set (SD) inputs, true and complementary outputs. The asynchronous SD input, when low, forces the outputs to the steady state levels as shown in the function table regardless of the level at the other inputs.
FEATURE
• Industrial temperature range available (–40°C to +85°C)
部品番号
コンポーネント説明
PDF
メーカー
Dual J-K Negative-edge-triggered Flip-Flops(with Clear)
Hitachi -> Renesas Electronics
Dual J-K negative edge-triggered flip-flop with common clock and reset
Philips Electronics
Dual J-K Negative-edge-triggered Flip-Flops(with Preset, Common Clear and Common Clock)
Hitachi -> Renesas Electronics
Dual J-K Negative-edge-triggered Flip-Flops (with Preset, Common Clear and Common Clock)
Renesas Electronics
Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
Fairchild Semiconductor
Share Link: