datasheetbank_Logo
データシート検索エンジンとフリーデータシート
HOME  >>>  Fairchild Semiconductor  >>> 74F109 PDF

74F109 データシート - Fairchild Semiconductor

74F109 image

部品番号
74F109

Other PDF
  no available.

PDF
DOWNLOAD     

page
7 Pages

File Size
76.2 kB

メーカー
Fairchild
Fairchild Semiconductor Fairchild

General Description
The F109 consists of two high-speed, completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D-type flip-flop (refer to F74 data sheet) by connecting the J and K inputs.

Asynchronous Inputs:
   LOW input to SD sets Q to HIGH level
   LOW input to CD sets Q to LOW level
   Clear and Set are independent of clock
   Simultaneous LOW on CD and SD makes
      both Q and Q HIGH

Page Link's: 1  2  3  4  5  6  7 

部品番号
コンポーネント説明
PDF
メーカー
Dual JK Positive Edge-Triggered Flip-Flop
Fairchild Semiconductor
Dual JK Positive Edge−Triggered Flip−Flop
ON Semiconductor
Dual JK Positive Edge-Triggered Flip-Flop
ON Semiconductor
DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP
Motorola => Freescale
Dual JK Positive Edge−Triggered Flip−Flop ( Rev : 2001 )
ON Semiconductor
Dual JK Positive Edge-Triggered Flip-Flop
ON Semiconductor
DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP
Motorola => Freescale
Dual JK positive edge-triggered flip-flop
Motorola => Freescale
Dual JK Positive Edge−Triggered Flip−Flop
ON Semiconductor
Dual JK Positive Edge-Triggered Flip-Flop
AVG Semiconductors=>HITEK

Share Link: GO URL

EnglishEnglish Korean한국어 Japanese日本語 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]