ADSP-TS101S(RevA) データシートの表示（PDF） - Analog Devices
部品番号
コンポーネント説明
一致するリスト
ADSP-TS101S Datasheet PDF : 44 Pages
| |||
SPECIFICATIONS
ADSP-TS101S
RECOMMENDED OPERATING CONDITIONS
Parameter
Test Conditions
Min
Typ
Max
Unit
VDD
Internal Supply Voltage
1.14
VDD_A Analog Supply Voltage
1.14
VDD_IO I/O Supply Voltage
3.15
TCASE Case Operating Temperature
–40
VIH
High Level Input Voltage1
VIL
Low Level Input Voltage1
@ VDD, VDD_IO = max
@ VDD, VDD_IO = min
2
–0.5
IDD
VDD Supply Current for Typical @ CCLK = 250 MHz,
1.2
Activity2
VDD = 1.25 V, TCASE = 25ºC
IDD
VDD Supply Current for Typical @ CCLK = 300 MHz,
1.5
Activity2
VDD = 1.25 V, TCASE = 25ºC
IDDIDLELP VDD Supply Current for IDLELP @ CCLK = 300 MHz,
173
Instruction Execution
VDD = 1.20 V, TCASE = 25ºC
IDD_IO VDD_IO Supply Current for
@ SCLK = 100 MHz,
137
Typical Activity2
VDD_IO = 3.3 V, TCASE = 25ºC
VREF Voltage Reference
1.4
1.26
V
1.26
V
3.45
V
+85
ºC
VDD_IO + 0.5 V
+0.8
V
A
A
mA
mA
1.6
V
Specifications subject to change without notice.
1 Applies to input and bidirectional pins.
2 For details on internal and external power estimation, including: power vector definitions, current usage descriptions, and formulas, see EE-169, Estimating
Power for the ADSP-TS101S on the Analog Devices website—use site search on “EE-169” (www.analog.com). This document is updated regularly to keep
pace with silicon revisions.
ELECTRICAL CHARACTERISTICS
Parameter
Test Conditions
VOH
VOL
IIH
IIHP
IIL
IILP
IOZH
IOZHP
IOZL
IOZLP
IOZLO
CIN
High Level Output Voltage1
Low Level Output Voltage1
High Level Input Current2
High Level Input Current (pd)2
Low Level Input Current3
Low Level Input Current (pu)4
Three-State Leakage Current High5, 6
Three-State Leakage Current High (pd)7
Three-State Leakage Current Low8
Three-State Leakage Current Low (pu)9
Three-State Leakage Current Low (od)7
Input Capacitance10, 11
Specifications subject to change without notice.
@VDD_IO = min, IOH = –2 mA
@VDD_IO = min, IOL = 4 mA
@VDD_IO = max, VIN = VDD_IO max
@VDD_IO = max, VIN = VDD_IO max
@VDD_IO = max, VIN = 0 V
@VDD_IO = max, VIN = 0 V
@VDD_IO = max, VIN = VDD_IO max
@VDD_IO = max, VIN = VDD_IO max
@VDD_IO = max, VIN = 0 V
@VDD_IO = max, VIN = 0 V
@VDD_IO = max, VIN = 0 V
@fIN = 1 MHz, TCASE = 25ºC,
VIN = 2.5 V
1 Applies to output and bidirectional pins.
2 Applies to input pins with internal pull-downs (pd).
3 Applies to input pins without internal pull-ups (pu).
4 Applies to input pins with internal pull-ups (pu).
5 Applies to three-stateable pins without internal pull-downs (pd).
6 Applies to open drain (od) pins with 500 Ω pull-ups (pu).
7 Applies to three-stateable pins with internal pull-downs (pd).
8 Applies to three-stateable pins without internal pull-ups (pu).
9 Applies to three-stateable pins with internal pull-ups (pu).
10Applies to all signals.
11Guaranteed but not tested.
Min
Max
Unit
2.4
V
0.4
V
10
µA
17.2
44.5
µA
10
µA
–69
–23
µA
10
µA
17.2
44.5
µA
10
µA
–69
–23
µA
–9.8
–4.6
mA
5
pF
REV. A
–19–
Share Link: 