H27UBG8T2BTA データシートの表示（PDF） - Hynix Semiconductor

部品番号

コンポーネント説明

一致するリスト

H27UBG8T2BTA

32Gb(4096M x 8bit) Legacy MLC NAND Flash

Hynix Semiconductor 

Preliminary

H27UBG8T2BTR-BC Series

32Gb(4096M x 8bit) Legacy MLC NAND Flash

Table of Contents

1. SUMMARY DESCRIPTION……………………………………………………………………………………….. 6

1.1. Product List…………………………………………………………………………..………………………….…. 6

1.2. Pin Descriptions……………………………………………………………………..…………………..……..... 7

1.3. Pin Diagram................................................................................................................................ 8

1.4. Pin Assignments………………………………………………………………………..…………………..…….. 9

1.5. Block Diagram............................................................................................................................. 10

1.6. Array Organization...................................................................................................................... 10

1.7. Addressing.................................................................................................................................. 11

1.7.1. Addressing (MLC mode) ………………………………………………………………………………….. 11

1.7.2. Addressing (SLC mode) …………………………………………………………………………………… 11

1.8. Command Set……………………………………………………………………………….……………………… 12

1.9. Mode Selection…………………………………………………………………………….………………………. 13

1.10. Bad Block Management ………………………………………………………………….……………………. 14

1.11. Bad Block Replacement…………………………………………………………………….………………….. 15

2. Electrical Characteristics……………………………………………………………………...………………… 16

2.1. Valid Blocks…………………………………………………………………………………………….…………… 16

2.2. Absolute Maximum Rating………………………………………………………………………….………….. 16

2.3. DC and Operating Characteristics ……………………………………………………………….…………… 17

2.4. AC Test Conditions…………………………………………………………………………………….………….. 17

2.5. Pin Capacitance (TA=25℃, F=1.0㎒) .......................................................................................... 18

2.6. Program/ Read / Erase Characteristics ..................................................................................... 18

2.7. AC Timing Characteristics………………………………………………………………………….…………… 19

2.8. Status Register Coding……………………………………………………………………………………….…. 20

2.8.1. Status Register Coding For 70h/78h command ………….…………………………………….….. 20

2.8.2. Status Register Coding For 75h command……………………….……………………………….…. 21

2.9. Device Identifier Coding…………………………………………………………………………………….….. 21

2.10. Read ID Data Table………………………………………………………………………………………….…. 22

2.10.1. 3rd Byte of Device Identifier Description……………………………………………………………. 22

2.10.2. 4th Byte of Device Identifier Description………………………………………………………….... 22

2.10.3. 5th Byte of Device Identifier Description……………………………………………………………. 23

2.10.4. 6th Byte of Device Identifier Description……………………………………………………………. 23

3. Timing Diagram………………………………………………………………………………………….………..… 24

3.1. Command Latch Cycle Timings……………………………………………………………………….……….. 24

3.2. Address Latch Cycle Timings.………………………………………………………………………….………. 24

3.3. Input Data Latch Cycle Timings…………………………………………………………………….…………. 25

3.4. Data Output Cycle Timings …………………………………………………………………………….………. 25

3.5. Data Output Cycle Timings (EDO type)……………………………………………………………….………. 26

3.6. Read Status Cycle Timings…………………………………………………………………………….……….. 26

3.7. Multi Plane Read Status Timings…………………………………………………………………….……….. 27

3.8. Page Read Operation Timings.……………………………………………………………………….……….. 27

3.9. Page Read Operation Timings (Intercepted by CE#)………………………………………………….……. 28

3.10. Page Read Operation Timings with CE# don’t care…………………………………………….………. 28

3.11. Random Data Output Timings………………………………………………………………………….……. 29

3.12. Multi Plane Page Read Operation with Random Data output Timings……………………….……. 29

3.13. Cache Read Operation Timings……………………………………………………………………….……… 30

3.14. Multi Plane Cache Read Operation Timings……………………………………………………….……… 31

3.15. Read ID Operation Timings……………………………………………………………………………….….. 32

3.16. Page Program Operation Timings……………………………………………………………………….….. 32

3.17. Page Program Operation Timings with CE# don’t care……………………………………………….. 33

Rev 0.7 / Jan. 2011

4

Share Link: