![](/html/Myson/85051/page41.png)
MYSON
TECHNOLOGY
• Write Cycle
PCICLK
FRAME#
T3
AD{31:0]
ADDRESS
CBE#[3:0]
Write Cmd
IRDY#
DEVSEL#
TRDY#
DATA
BYTE ENABLE
MTD 800
(Preliminary)
T4
Symbol
Parameter
T1 PCI CLK Cycle Time
T2 CLK to Signal Valid Delay
T3 Input Setup Time to CLK
T4 Input Hold Time to CLK
Min.
30
2
7
0
Typ.
Max.
40
11
Unit Note
nS
nS
nS
nS
41/42
MTD800 Revision 0.0 07/20/1999