IN74ACT299DW データシートの表示（PDF） - IK Semicon Co., Ltd
部品番号
コンポーネント説明
一致するリスト
IN74ACT299DW Datasheet PDF : 8 Pages
| |||
IN74ACT299
AC ELECTRICAL CHARACTERISTICS (VCC=5.0 V ± 10%, CL=50pF,Input tr=tf=3.0 ns)
Guaranteed Limits
Symbol
Parameter
25 °C
-40°C to 85°C
Min Max Min Max
fmax Maximum Clock Frequency (Figure 1)
120
110
tPLH Propagation Delay, Clock to QA’ or QH’ (Figure 1) 4.0 12.5 3.0 14.0
tPHL Propagation Delay, Clock to QA’ or QH’ (Figure 1) 4.0 13.5 3.5 15.0
tPLH Propagation Delay, Clock to QA thru QH (Figure 1) 4.5 12.5 4.5 13.5
tPHL Propagation Delay, Clock to QA thru QH (Figure 1) 5.0 15.0 4.5 16.5
tPHL Propagation Delay, Reset to QA’ or QH’ (Figure 2) 4.0 15.0 4.0 18.0
tPHL Propagation Delay, Reset to QA thru QH (Figure 2) 4.0 14.5 3.5 17.5
tPZH Propagation Delay , OE1, OE2 to QA thru QH
(Figure 3)
2.5 12.0 1.5 13.0
tPZL Propagation Delay , OE1, OE2 to QA thru QH
(Figure 3)
2.0 12.0 1.5 13.5
tPHZ Propagation Delay , OE1, OE2 to QA thru QH
(Figure 3)
2.0 12.5 2.0 13.5
tPLZ Propagation Delay , OE1, OE2 to QA thru QH
(Figure 3)
2.5 11.5 2.0 12.5
CIN Maximum Input Capacitance
4.5
4.5
Unit
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
pF
CPD Power Dissipation Capacitance
Typical @25°C,VCC=5.0 V
170
pF
TIMING REQUIREMENTS(VCC=5.0 V ± 10%, CL=50pF, Input tr=tf=3.0 ns)
Symbol
Parameter
tsu Minimum Setup Time, Mode Select S1 or S2 to Clock (Figure 4)
tsu Minimum Setup Time, Data Inputs PA thru PH to Clock (Figure 4)
tsu Minimum Setup Time, Data Inputs SA, SH to Clock (Figure 4)
th Minimum Hold Time, Clock to Mode Select S1 or S2 (Figure 4)
th Minimum Hold Time, Clock to Data Inputs PA thru PH (Figure 4)
th Minimum Hold Time, Clock to Data Inputs SA, SH (Figure 4)
trec Minimum Recovery Time, Reset Inactive to Clock (Figure 2)
tw Minimum Pulse Width, Clock (Figure 1)
tw Minimum Pulse Width, Reset (Figure 2)
Guaranteed Limits
25 °C -40°C to Unit
85°C
5.0
5.5
ns
4.0
4.5
ns
4.5
5.0
ns
1.0
1.0
ns
1.0
1.0
ns
1.0
1.0
ns
1.5
1.5
ns
4.0
4.5
ns
3.5
3.5
ns
Rev. 00
Share Link: 