:H &RQQHFW 7HFKQRORJLHV ,QF
VT82C596B
DDRQ# (Drive)
DDACK# (Host)
STOP (Host)
HDMARDY# (Host)
Data
TMLI6
TZA6
CRC
Figure 13. UltraDMA-33 IDE Timing - Host Terminating DMA Burst During Read Command
DDRQ (Drive)
DDACK# (Host)
STOP (Host)
HSTROBE# (Host)
Data
TLI7
TMIL7
TDVS7
CRC
TDVH7
Figure 14. UltraDMA-33 IDE Timing - Host Terminating DMA Burst During Write Command
Revision 0.3 June 17, 1999
-88-
Electrical Specifications