NCV86604BD33R2G データシートの表示（PDF） - ON Semiconductor

部品番号

コンポーネント説明

一致するリスト

NCV86604BD33R2G

Very Low Iq LD0 150 mA Regulator with RESET and Delay Time Select

ON Semiconductor 

NCV8660B

ELECTRICAL CHARACTERISTICS 5.5 V < VIN < 40 V, −40°C ≤ TJ ≤ +150°C, unless otherwise specified

Characteristic

Symbol

Conditions

Min Typ Max Unit

GENERAL

Quiescent Current

Thermal Shutdown (Note 6)

Thermal Hysteresis (Note 6)

OUT

Iq

100mA < IOUT < 150mA, VIN = 13.2V, TJ = 25°C

−

25

30

mA

100mA < IOUT < 150mA, VIN = 13.2V, TJ ≤ 85°C

−

−

40

TSD

150 175 195

°C

THYS

−

25

−

°C

Output Voltage

Output Voltage

Output Current Limit

Output Current Limit,

Short Circuit

VOUT

VOUT

ICL

ISCKT

6 V ≤ VIN ≤ 16 V, 0.1 mA ≤ IOUT ≤ 150 mA

6 V ≤ VIN ≤ 40 V, 0.1 mA ≤ IOUT ≤ 100 mA

5.6 V ≤ VIN ≤ 16 V, 0 mA ≤ IOUT ≤ 150 mA,

−40°C ≤ TJ ≤ +125°C

5.5 V ≤ VIN ≤ 16 V, 0.1 mA ≤ IOUT ≤ 150 mA

5.5 V ≤ VIN ≤ 40 V, 0.1 mA ≤ IOUT ≤ 100 mA

OUT = 96% x VOUT nominal

OUT = 0 V

4.9

5.0

5.1

V

4.9

5.0

5.1

4.9

5.0

5.1

3.234 3.3 3.366

V

3.234 3.3 3.366

205

−

525

mA

205

−

525

mA

Load Regulation

Line Regulation

Dropout Voltage − 5.0 V Only

Output Load Capacitance

Power Supply Ripple Rejection

DT (Reset Delay Time Select)

DVOUT

DVOUT

VDR

CO

PSRR

VIN = 13.2 V, IOUT = 0.1 mA to 150 mA

IOUT = 5 mA, VIN = 6 V to 28 V

IOUT = 100 mA, (Note 7)

VDR = VIN – VOUT, (DVOUT = −100 mV)

IOUT = 150 mA, (Note 7)

VDR = VIN – VOUT, (DVOUT = −100 mV)

Output capacitance for stability

VIN = 13.2 V, 0.5 VPP, 100 Hz

−40

10

40

mV

−20

0

20

mV

− 0.225 0.45

V

−

0.30 0.60

2.2

−

−

mF

−

60

−

dB

Threshold Voltage

High

Low

2

−

−

V

−

−

0.8

V

Input Current

RO, Reset Output

DT = VOUT

−

−

1.0

mA

RESET Threshold

RESET Threshold Hysteresis

RO Output Low

RO Output High (OUT−RO)

VRf

VRhys

VRL

VRH

VOUT decreasing

10 kW RESET to OUT, VOUT = 4.5 V

10 kW RESET to GND

90

−

−

VOUT

−0.4

93

2.0

0.2

VOUT

−0.2

96

−

0.4

VOUT

%VOUT

%VOUT

V

V

Reset Reaction Time

Input Voltage Reset Threshold

RESET Delay with DT Selection

tRR

VIN_RT

VOUT into UV to RESET Low

VIN Decreasing, VOUT > VRT

16

25

38

msec

−

3.8 4.25

V

Delay Time Out of RESET

− 8 ms version

− 16 ms version

− 32 ms version

− 64 ms version

− 128 ms version

tdRx

VOUT into regulation to RO High

msec

5.0

8.0 11.5

10

16

23

20

32

46

40

64

92

80

128 184

6. Not production tested, guaranteed by design.

7. Dropout at a given current level is defined as the voltage difference of VIN to VOUT with VIN decreasing until the output drops by 100 mV.

www.onsemi.com

4

Share Link: