CY7C1329-60AC データシートの表示（PDF） - Cypress Semiconductor

部品番号

コンポーネント説明

一致するリスト

CY7C1329-60AC

64K x 32 Synchronous-Pipelined Cache RAM

Cypress Semiconductor 

Switching Waveforms (continued)

ZZ Mode Timing[20, 21]

CLK

ADSP

ADSC

CE1

CE2

CE3

HIGH

LOW

HIGH

ZZ

IDD

I/Os

tZZS

IDD(active)

Three-state

IDDZZ

CY7C1329

tZZREC

Note:

20. Device must be deselected when entering ZZ mode. See Cycle Description table for all possible signal conditions to deselect the device.

21. I/Os are in three-state when exiting ZZ sleep mode.

13

Share Link: