CY7C1329-60AC データシートの表示（PDF） - Cypress Semiconductor
部品番号
コンポーネント説明
一致するリスト
CY7C1329-60AC Datasheet PDF : 14 Pages
| |||
CY7C1329
Switching Waveforms (continued)
Read/Write Cycle Timing[14,15,16, 17]
CLK
tADS
ADSP
ADSC
ADV
Single Read
tCYC
Single Write
tCH
tADH
tADS
tADVS
tCL
tADH
Burst Read
Unselected
Pipelined Read
ADSP ignored with CE1 inactive
tAS
ADD
RD1
tADVH
WD2
tAH
GW
tWS
tWH
WE
tCES
CE1
tCEH
RD3
tWS
tWH
CE1 masks ADSP
CE2
tCES
CE3
tCES
OE
Data-
In/Out
tCEH
tCEH
tDOE
tOEHZ
tOELZ
tCO
1Oa1uat
2a
In
tDS tDH
See Note 17
2a
3a
3b
Out Out Out
= DON’T CARE
= UNDEFINED
tDOH
3c
3d
Out
Out
TCHZ
Note:
17. Data bus is driven by SRAM, but data is not guaranteed.
11
Share Link: 