datasheetbank_Logo
データシート検索エンジンとフリーデータシート

NLV74HC74ADTR2G(2014) データシートの表示(PDF) - ON Semiconductor

部品番号
コンポーネント説明
一致するリスト
NLV74HC74ADTR2G
(Rev.:2014)
ON-Semiconductor
ON Semiconductor ON-Semiconductor
NLV74HC74ADTR2G Datasheet PDF : 7 Pages
1 2 3 4 5 6 7
MC74HC74A
DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)
Symbol
Parameter
VCC
Test Conditions
V
VIH Minimum High−Level Input
Vout = 0.1 V or VCC – 0.1 V
2.0
Voltage
|Iout| v 20 mA
3.0
4.5
6.0
VIL Maximum Low−Level Input
Vout = 0.1 V or VCC – 0.1 V
2.0
Voltage
|Iout| v 20 mA
3.0
4.5
6.0
VOH Minimum High−Level Output
Vin = VIH or VIL
2.0
Voltage
|Iout| v 20 mA
4.5
6.0
VOL Maximum Low−Level Output
Voltage
Vin = VIH or VIL |Iout| v 2.4 mA 3.0
|Iout| v 4.0 mA 4.5
|Iout| v 5.2 mA 6.0
Vin = VIH or VIL
2.0
|Iout| v 20 mA
4.5
6.0
Vin = VIH or VIL |Iout| v 2.4 mA 3.0
|Iout| v 4.0 mA 4.5
|Iout| v 5.2 mA 6.0
Iin
Maximum Input Leakage Current Vin = VCC or GND
6.0
ICC Maximum Quiescent Supply
Vin = VCC or GND
6.0
Current (per Package)
Iout = 0 mA
Guaranteed Limit
–55 to
25_C
1.5
2.1
3.15
4.2
v 85_C
1.5
2.1
3.15
4.2
v 125_C
1.5
2.1
3.15
4.2
0.5
0.5
0.5
0.9
0.9
0.9
1.35
1.35
1.35
1.8
1.8
1.8
1.9
1.9
1.9
4.4
4.4
4.4
5.9
5.9
5.9
2.48
2.34
2.2
3.98
3.84
3.7
5.48
5.34
5.2
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.26
0.33
0.4
0.26
0.33
0.4
0.26
0.33
0.4
±0.1
±1.0
±1.0
2.0
20
80
AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, Input tr = tf = 6.0 ns)
Symbol
Parameter
fmax Maximum Clock Frequency (50% Duty Cycle)
(Figures 1 and 4)
tPLH,
tPHL
Maximum Propagation Delay, Clock to Q or Q
(Figures 1 and 4)
tPLH,
tPHL
Maximum Propagation Delay, Set or Reset to Q or Q
(Figures 2 and 4)
tTLH,
tTHL
Maximum Output Transition Time, Any Output
(Figures 1 and 4)
Cin Maximum Input Capacitance
Guaranteed Limit
VCC
– 55 to
V
25_C v 85_C v 125_C
2.0
6.0
4.8
4.0
3.0
15
10
8.0
4.5
30
24
20
6.0
35
28
24
2.0
100
125
150
3.0
75
90
120
4.5
20
25
30
6.0
17
21
26
2.0
105
130
160
3.0
80
95
130
4.5
21
26
32
6.0
18
22
27
2.0
75
3.0
30
4.5
15
6.0
13
95
110
40
55
19
22
16
19
10
10
10
Typical @ 25°C, VCC = 5.0 V
CPD Power Dissipation Capacitance (Per Flip−Flop)*
32
* Used to determine the no−load dynamic power consumption: PD = CPD VCC2f + ICC VCC.
Unit
V
V
V
V
mA
mA
Unit
MHz
ns
ns
ns
pF
pF
http://onsemi.com
3

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]