ISL8500 データシートの表示（PDF） - Intersil
部品番号
コンポーネント説明
一致するリスト
ISL8500 Datasheet PDF : 15 Pages
| |||
ISL8500
Typical Performance Curves
Unless otherwise noted, operating conditions are: TA = +25°C, VIN = 12V, EN = VDD, L = 10µH,
COUT = 100µF, C2 = 2x22µF, IOUT = 0A to 2A. See “The input supply for the PWM regulator
power stage and the source for the internal linear regulator that provides bias for the IC. Place a
ceramic capacitor from VIN to GND, close to the IC for decoupling (typical 10µF).” on page 6.
(Continued)
PHASE 10V/DIV
EN 5V/DIV
IL 1A/DIV
VOUT RIPPLE
100mV/DIV
IL 0.5mA/DIV
VOUT 2V/DIV
PG 5V/DIV
SS 5V/DIV
FIGURE 14. LOAD TRANSIENT (200µs/DIV)
FIGURE 15. SOFT-START AT NO LOAD (2ms/DIV)
EN 5V/DIV
VOUT 2V/DIV
IL 1A/DIV
PG 5V/DIV
SS 5V/DIV
FIGURE 16. SOFT-START AT FULL LOAD (2ms/DIV)
EN 5V/DIV
IL 2A/DIV
VOUT 2V/DIV
PG 5V/DIV
FIGURE 17. SHUT DOWN CIRCUIT (100µs/DIV)
VOUT 1V/DIV
PHASE 10V/DIV
IL 2A/DIV
PG 5V/DIV
FIGURE 18. OUTPUT SHORT CIRCUIT (5µs/DIV)
9
PHASE 10V/DIV
VOUT 2V/DIV
IL 2A/DIV
PG 5V/DIV
FIGURE 19. OUTPUT SHORT CIRCUIT RECOVERY (1ms/DIV)
FN6611.0
December 10, 2007
Share Link: 