IDTCV152 データシートの表示（PDF） - Integrated Device Technology
部品番号
コンポーネント説明
一致するリスト
IDTCV152 Datasheet PDF : 15 Pages
| |||
IDTCV152
PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR
RESOLUTION
CPU (MHz)
Resolution
N=
100
0.666667
150
133
0.666667
200
166
1.333333
125
200
1.333333
150
266
1.333333
200
333
2.666667
125
400
2.666667
150
COMMERCIAL TEMPERATURE RANGE
SE SIGNAL STRENGTH SELECTION
Str[1:0]
00
01
10
11
Strength
0.6x
0.8x
1x
1.2x
INDEX BLOCK WRITE PROTOCOL
Bit # of bits From
1
1
Master
2-9
8
Master
10
1
Slave
11-18
8
Master
19
1
Slave
20-27
8
Master
28
1
Slave
29-36
8
Master
37
1
Slave
38-45
8
Master
46
1
Slave
Master
Slave
Master
Description
Start
D2h
Ack (Acknowledge)
Register offset byte (starting byte)
Ack (Acknowledge)
Byte count, N (0 is not valid)
Ack (Acknowledge)
first data byte (Offset data byte)
Ack (Acknowledge)
2nd data byte
Ack (Acknowledge)
:
Nth data byte
Acknowledge
Stop
INDEX BYTE WRITE
Setting bit[11:18] = starting address, bit[20:27] = 01h.
INDEX BLOCK READ PROTOCOL
Master can stop reading any time by issuing the stop bit without waiting
until Nth byte (byte count bit30-37).
Bit # of bits
1
1
2-9
8
10
1
11-18
8
19
1
20
1
21-28
8
29
1
30-37
8
From
Master
Master
Slave
Master
Slave
Master
Master
Slave
Slave
38
1
39-46
8
47
1
48-55
8
Master
Slave
Master
Slave
Master
Slave
Master
Description
Start
D2h
Ack (Acknowledge)
Register offset byte (starting byte)
Ack (Acknowledge)
Repeated Start
D3h
Ack (Acknowledge)
Byte count, N (block read back of N
bytes), power on is 8
Ack (Acknowledge)
first data byte (Offset data byte)
Ack (Acknowledge)
2nd data byte
Ack (Acknowledge)
:
Ack (Acknowledge)
Nth data byte
Not acknowledge
Stop
INDEX BYTE READ
Setting bit[11:18] = starting address. After reading back the first data byte,
master issues Stop bit.
4
Share Link: 